

# M8097BH, M8397BH, M8797BH

## Advanced 16-Bit Microcontroller with 8- or 16-Bit External Bus

The Military M8X97BH is an advanced 16-bit microcontroller family designed for high-speed functions. The CPU supports bit, byte, and word operations. Thirty-two bit double-words are supported for a subset of the instruction set. With a 12 MHz input frequency the M8097BH can do a 16-bit addition in 1.0  $\mu$ s and a 16 x 16-bit multiply or 32/16 divide in 6.25  $\mu$ s. Instruction execution times average 1 to 2  $\mu$ s in typical applications.

Four high-speed trigger inputs are provided to record the times at which external events occur. Six high-speed pulse generator outputs are provided to trigger external events at preset times. The high-speed output unit can simultaneously perform software timer functions. Up to four 16-bit software timers can be in operation at once.

# Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

## **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
  - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.



# M8097BH, M8397BH, M8797BH T-49-19-16 ADVANCED 16-BIT MICROCONTROLLER WITH 8- OR 16-BIT EXTERNAL BUS --49-19-59

Military

- M8797BH: an M8097BH with 8K Bytes of On-Chip EPROM
   M8397BH: an M8097BH with 8K Bytes of On-Chip ROM
- **232** Byte Register File
- Register-to-Register Architecture
- 10-Bit A/D Converter with S/H
- Five 8-Bit I/O Ports
- 20 Interrupt Sources
- **Pulse-Width Modulated Output**
- **ROM/EPROM Lock**
- **Run-Time Programmable EPROM**
- High Speed I/O Subsystem

- Full Duplex Serial Port
- **■** Dedicated Baud Rate Generator
- 6.25 μs 16 x 16 Multiply
- 6.25 µs 32/16 Divide
- **16-Bit Watchdog Timer**
- Four 16-Bit Software Timers
- **Two 16-Bit Counter/Timers**
- Military Temperature Range: -55°C to +125°C (Tc)

The Military M8X97BH is an advanced 16-bit microcontroller family designed for high-speed functions. The CPU supports bit, byte, and word operations. Thirty-two bit double-words are supported for a subset of the instruction set. With a 12 MHz input frequency the M8097BH can do a 16-bit addition in 1.0  $\mu$ s and a 16 x 16-bit multiply or 32/16 divide in 6.25  $\mu$ s. Instruction execution times average 1 to 2  $\mu$ s in typical applications.

Four high-speed trigger inputs are provided to record the times at which external events occur. Six high-speed pulse generator outputs are provided to trigger external events at preset times. The high-speed output unit can simultaneously perform software timer functions. Up to four 16-bit software timers can be in operation at once.

The on-chip A/D converter includes a Sample and Hold, and converts up to 8 multiplexed analog input channels to 10-bit digital values. With a 12 MHz crystal, each conversion takes 22 µs.

Also provided on-chip are a serial port, a Watchdog Timer, and a pulse-width modulated output signal.

The M8X97BH family members are manufactured using Intel's HMOS-III process technology.




Figure 1, M8X97BH Block Diagram

271075-1



#### FUNCTIONAL OVERVIEW

The following section is an overview of the Military M8X97BH product family.

#### **CPU Architecture**

The M8097BH uses the same address space for both program and data memory, except in the address range from 00H through 0FFH. Data fetches in this range are always to the Register File, while instruction fetches from these locations are directed to external memory. (Locations 00H through 0FFH in external memory are reserved for Intel development systems).

Within the Register File, locations 00H through 17H are register mapped I/O control registers, also referred to as Special Function Registers (SFRs). The rest of the Register File (018H through 0FFH) contains 232 bytes of RAM, which can be referenced as bytes, words, or double-words. This register space allows the user to keep the most frequently-used variables in on-chip RAM, which can be accessed faster than external memory. Locations 0F0H through 0FFH can be preserved during power down via a separate power down pin (VPD).

Outside of the Register File, program memory, data memory, and peripherals can be intermixed. The addresses with special significance are:

1			
	-H0000	0017H	Register Mapped I/O (SFRs)
ļ	0018H-	0019H	Stack Pointer
	1FFEH-	1FFFH	Ports 3 and 4
	2000H-	2011H	Interrupt Vectors
1	2012H-	2017H	Reserved
	2018H		Chip Configuration Byte
	2019H		Reserved
	201AH-	201BH	"Jump to Self" Opcode (27 FE)
	201CH-	201FH	Reserved
	2020H-	202FH	Security Key
	2030H-	207FH	Reserved
	2080H		Reset Location

The M8397BH carries 8K bytes of ROM, while the M8797BH has 8K bytes of EPROM. With ROM and EPROM parts, the internal program memory occupies addresses 2000H through 3FFFH. Instruction or data fetches from these addresses access the onchip memory if the EA pin is externally held at 5V. If the EA pin is at 0V, these addresses access off-chip memory. On the M8797BH parts, holding EA at + 12.75V puts the part in Programming Mode, which is described in the EPROM Characteristics Section of this data sheet.

A memory map for the M8X97BH product family is shown in Figure 2.

The RALU (Register/ALU) section consists of a 17bit ALU, the Program Status Word, the Program Counter, and several temporary registers. A key feature of the M8097BH is that it does not use an accumulator. Rather, it operates directly on any register in the Register File. Being able to operate directly on data in the Register File without having to move it into and out of an accumulator results in a significant improvement in execution speed.

In addition to the normal arithmetic and logical functions, the M8X97BH instruction set provides the following special features:

6.25 µs Multiply and Divide Multiple Shift Instruction 3 Operand Instructions Normalize Instruction Software Reset Instruction

All operations on the M8097BH take place in a set number of "State Times." The M8097BH uses a three phase internal clock, so each state time is 3 oscillator periods. With a 12 MHz clock, each state time requires 0.25  $\mu$ s, based on a T<sub>osc</sub> of 83 ns.

#### **Operating Modes**

The M8097BH supports a variety of options to simplify memory systems, interfacing requirements and ready control. Bus flexibility is provided by allowing selection of bus control signal definitions and runtime selection of the external bus width. In addition, several ready control modes are available to simplify the external hardware requirements for accessing slow devices. The Chip Configuration Register is used to store the operating mode information.

intel

M8X97BH ADVANCE INFORMATION

T-49-19-16




Figure 2. Memory Map

4826175 0081908 0

advance information

T-49-19-16 T-49-19-59

#### **CHIP CONFIGURATION REGISTER (CCR)**

Configuration information is stored in the Chip Configuration Register (CCR). Four of the bits in the register specify the bus control mode and ready control mode. Two bits also govern the level of ROM/EPROM protection and one bit is NANDed with the BUSWIDTH pin every bus cycle to determine the bus size. The CCR bit map is shown in Figure 3, and the functions associated with each bit are described later.




Figure 3. Chip Configuration Register

The CCR is loaded on reset with the Chip Configuration Byte, located at address 2018H. The CCR register is a non-memory mapped location that can only be written to during the reset sequence; once it is loaded it cannot be changed until the next reset occurs. The M8097BH will correctly read this location in every bus mode.

In order to work properly with an 8-bit only system, it is necessary to hold the upper address byte on the address bus throughout the CCB read cycle since an address latch may not be present. However, in a 16-bit system, the M8X97BH must float the high half of the bus to avoid contention with the high data byte during the CCB read. To accomplish a correct read on either 8- or 16-bit busses, the upper address lines are current sensed (during CCB read only) and will be floated if a current of approximately 1 mA or more is detected, indicating a bus contention.

If the  $\overline{EA}$  pin is set to a logical 0, the access to 2018H comes from external memory. If  $\overline{EA}$  is a logical 1, the access comes from internal ROM/EPROM. If  $\overline{EA}$  is +12.5V, the CCR is loaded with a byte from a separate non-memory-mapped location called PCCB (Programming CCB). The Pro-

gramming Mode is described in the EPROM Characteristics Section.

#### **BUS WIDTH**

The M8097BH external bus width can be run-time configured to operate as a standard 16-bit multiplexed address/data bus, or as an M8088 minimum mode type 16-bit address/ 8-bit data bus.

During 16-bit bus cycles, Ports 3 and 4 contain the address multiplexed with data using ALE to latch the address. In 8-bit bus cycles, Port 3 is multiplexed address/data while Port 4 is address bits 8 through 15. The address bits on Port 4 are valid throughout an 8-bit bus cycle. Figure 4 shows the two options,

The bus width can be changed each bus cycle and is controlled using bit 1 of the CCR with the BUS-WIDTH pin. If either CCR.1 or BUSWIDTH is a 0, external accesses will be over a 16-bit address/8-bit data bus. If both CCR.1 and BUSWIDTH are 1s, external accesses will be over a 16-bit address/16-bit data bus. Internal accesses are always 16-bits wide.

The bus width can be changed every external bus cycle if a 1 was loaded into CCR bit 1 at reset. If this is the case, changing the value of the BUSWIDTH pin at run-time will dynamically select the bus width. For example, the user could feed the INST line into the BUSWIDTH pin, thus causing instruction accesses to be word wide from EPROMs while data accesses are byte wide to and from RAMs. A second example would be to place an inverted version of address bit 15 on the BUSWIDTH pin. This would make half of external memory word wide, while half is byte wide.

Since BUSWIDTH is sampled after address decoding has had time to occur, even more complex memory maps could be constructed. See the timing specifications for an exact description of BUSWIDTH timings. The bus width will be determined by bit 1 of the CCR alone on 48-pin parts since they do not have a BUSWIDTH pin.

When using an 8-bit bus, some performance degradation is to be expected. On the M8097BH, instruction execution times with an 8-bit bus will slow down if any of three conditions occur. First, word writes to external memory will cause the executing instruction to take two extra state times to complete. Second, word reads from external memory will cause a one state time extension of instruction execution time. Finally, if the prefetch queue is empty when an instruction fetch is requested, instruction execution is lengthened by one state time for each byte that must be externally acquired (worst case is the number of bytes in the instruction minus one).

T 49-19-16 T 99-19-59




Figure 4. Bus Width Options

#### **BUS CONTROL**

The M8097BH can be made to provide bus control signals of several types. Three control lines have dual functions designed to reduce external hardware. Bits 2 and 3 of the CCR specify the functions performed by these control lines.

#### Standard Bus Control

If CCR bits 2 and 3 are 1s, then the standard M8097BH control signals WR, BHE and ALE are provided (Figure 5). WR will come out for every write. BHE will be valid throughout the bus cycle and can be combined with WR and address line 0 to form WRL and WRH. ALE will rise as the address starts to come out, and will fall to provide the signal to externally latch the address.




Figure 5. Standard Bus Control

#### Write Strobe Mode

The Write Strobe Mode eliminates the necessity to externally decode for odd or even byte writes. If CCR bit 2 is a 0, and the bus is in a 16-bit cycle, WRL and WRH signals are provided in place of WR and BHE (Figure 6). WRL will go low for all byte writes to an even address and all word writes. WRH will go low for all byte writes to an odd address and all word writes.

In an 8-bit bus cycle WRL will go active for all writes.

A unique ability of the bus controller is to utilize the CCR to select at reset time the width of the  $\overline{\text{WR}}$  signal by changing the position of the falling edge relative to the memory cycle. Clearing bit 2 of the CCR to 0 will enable a shorter  $\overline{\text{WR}}$  width. This is useful when interfacing to devices that latch on the falling edge of  $\overline{\text{WR}}$ .




Figure 6. Write Strobe Mode

**inte**l

M8X97BH

ADVANCE INFORMATION

T.49.19.16 T.49.19.59

#### Address Valid Strobe Mode

If CCR bit 3 is a 0, then an Address Valid Strobe is provided in the place of ALE (Figure 7). When the Address Valid Mode is selected, ADV will go low after an external address is set up. It will stay low until the end of the bus cycle, where it will go inactive high. This can be used to provide a chip select for external memory.




Figure 7. Address Valid Strobe Mode

#### **Address Valid with Write Strobe**

If both CCR bits 2 and 3 are 0s, both the Address Valid Strobe and the Write Strobes will be provided for bus control. Figure 8 shows these signals.




Figure 8. Write Strobe with Address Valid Strobe

ADVANCE INFORMATION

T 99-19-16 T 99-19-59

#### **READY CONTROL**

To simplify ready control, four modes of internal ready control logic have been provided. The modes are chosen by properly configuring bits 4 and 5 of the CCR.

The internal ready control logic can be used to limit the number of wait states that slow devices can insert into the bus cycle. When the READY pin is pulled low, wait states will be inserted into the bus cycle until the READY pin goes high, or the number of wait states equals the number specified by CCR bits 4 and 5, whichever comes first. Table 1 shows the number of wait states that can be selected. Internal ready control can be disabled by loading 11 into bits 4 and 5 of the CCR.

**Table 1. Internal Ready Control** 

	IRC0 Description  O Limit to 1 Wait State  1 Limit to 2 Wait States  O Limit to 3 Wait States  1 Disable Internal Ready	•								
IRC1	IRC0	Description								
0	0	Limit to 1 Wait State								
0	1	Limit to 2 Wait States								
1	0	Limit to 3 Wait States								
1	1	Disable Internal Ready Control								

This feature provides for simple ready control. For example, every slow memory chip select line could be ORed together and be connected to the READY pin with CCR bits 4 and 5 programmed to give the proper number of wait states to the slow devices.

#### **ROM/EPROM LOCK**

Four modes of program memory lock are available on the M8397BH and M8797BH parts. CCR bits 6 and 7 (LOC0, LOC1) select whether internal program memory can be read (or written in EPROM parts) by a program executing from external memory. The modes are shown in Table 2. Internal ROM/EPROM addresses 2020H through 3FFFH are protected from reads while 2000H through 3FFFH are protected from writes, as set by the CCR.

**Table 2. Program Lock Modes** 

LOC1	LOC0	Protection
0	0	Read and Write Protected
0	1	Read Protected
1	0	Write Protected
1	1	No Protection

Only code executing from internal memory can read protected internal memory, while a write protected memory can not be written to, even from internal execution. As a result of M8097BH prefetching of instructions, however, accesses to protected memory are not allowed for instructions located above 3FFAH. Note that the interrupt vectors and the CCR are not protected.

To provide ROM/EPROM lock while allowing verification and testing, the M8397BH and M8797BH require security key verification before programming or test modes are allowed to read protected memory. More information on ROM/EPROM Lock can be found in the EPROM Characteristics section.

#### High Speed I/O Unit (HSIO)

The HSIO unit consists of the High Speed Input Unit (HSI), the High Speed Output Unit (HSO), one counter and one timer. "High Speed" denotes that the units can perform functions related to the timers without CPU intervention. The HSI records times when events occur and the HSO triggers events at pre-programmed times.

All actions within the HSIO unit are synchronized to the timers. The two 16-bit timer/counter registers in the HSIO unit are cleared on chip reset and can be programmed to generate an interrupt on overflow. The Timer 1 register is automatically incremented every 8 state times (every 2.0  $\mu s$ , with a 12 MHz clock). The Timer 2 register can be programmed to count transitions on either the T2CLK pin or HSI.1 pin. It is incremented on both positive and negative edges of the selected input line. In addition to being cleared by reset, Timer 2 can also be cleared in software or by signals from input pins T2RST or HSI.0. Neither of these timers is required for either the Watchdog Timer or the serial port.

The High Speed Input (HSI) unit can detect transitions on any of its 4 input lines. When one occurs it records the time (from Timer 1) and which input lines made the transition. This information is recorded with 2  $\mu$ s (12 MHz system) resolution and stored in an 8-level FIFO. The unit can be programmed to look for four types of events, as shown in Figure 9. It can activate the HSI Data Available interrupt either when the Holding Register is loaded or the 6th FIFO entry has been made. Each input line can be individually enabled or disabled to the HSI unit by software.

## M8X97BH ADVANCE INFORMATION

T.49.19.16 T.49.19.59 **HSI Trigger Options** HI TO LO FIFO INTERRUPT TIMER HSI ENABLE CONTROL LOGIC LO TO HE LOGIC 4\$ DIVIDE BY 8 COUNTER INPUT CHANGE DETECTOR 7×20 BIT FIFO PORT BUFFERS 무무무무 20 HSI\_MODE HSI\_STATUS HOLDING REGISTER EVERY EIGHTH POSITIVE TRANSITION 16. 271075-14 HSI\_TIME 271075-15

Figure 9. High Speed Input Unit

The High Speed Output (HSO) unit is shown in Figure 10. It can be programmed to set or clear any of its 6 output lines, reset Timer 2, trigger an A/D conversion, or set one of 4 Software Timer flags at a programmed time. An interrupt can be enabled for any of these events. Either Timer 1 or Timer 2 can be referenced for the programmed time value and up to 8 commands for preset actions can be stored

in the CAM (Content Addressable Memory) file at any one time. As each action is carried out at its preset time that command is removed from the CAM making space for another command. HSO.4 and HSO.5 are shared with the HSI unit as HSI.2 and HSI.3, and can be individually enabled or disabled as outputs.




Figure 10. High Speed Output Unit



49-19-16

interprocessor communication.

#### Standard I/O Ports

There are 5 8-bit I/O ports on the M8097BH in addition to the High Speed I/O lines.

Port 0 is an input-only port which shares its pins with the analog inputs to the A/D converter. The port can be read digitally and/or, by writing to the A/D Command Register, one of the lines can be selected as the input to the A/D converter. Port 0 is also used to input mode information on EPROM parts operating in the Programming Mode.

Port 1 is a quasi-bidirectional I/O port. "Quasi-bidirectional" means the port pin has a weak internal pullup that is always active and an internal pulldown which can either be on (to output a 0) or off (to output a 1). This configuration allows the pin to be used as either an input or an output without using a data direction register. In parallel with the weak internal pullup is a much stronger internal pullup that is activated for one state time when the pin is internally driven from 0 to 1. This is done to speed up the 0-to-1 transition time.

Port 2 is a multi-functional port. Two of the pins (P2.6, 2.7) are quasi-bidirectional while the remaining six are shared with other functions in the M8097BH, as shown in Table 3. Port 2 is also used for control signals by EPROM parts operating in the Programming Mode.

**Table 3. Port 2 Pin Functions** 

Port	Function.	Alternate Function	
P2.0	Output	TXD (Serial Port Transmit)	
P2.1	Input	RXD (Serial Port Receive)	
P2.2	Input	EXTINT (External Interrupt)	
P2.3	Input	T2CLK (Timer 2 Clock)	-
P2.4	Input	T2RST (Timer 2 Reset)	
P2.5	Output	PWM (Pulse Width Modulation)	

Ports 3 and 4 are bi-directional I/O ports with open drain outputs. These pins are also used as the multiplexed address/data bus when accessing external memory, in which case they have strong internal pullups. The internal pullups are only used during external memory read or write cycles when the pins are outputting address or data bits. At any other time, the internal pullups are disabled. When used as a system bus, Ports 3 and 4 can be configured to be either a multiplexed 16-bit address/data bus or a multiplexed 16-bit address/ 8-bit data bus. EPROM parts also use Ports 3 and 4 to pass programming commands, addresses, data and status.

#### **Serial Port**

The serial port is compatible with the MCS-51 family, (M8051, M8031 etc.), serial port. It is full duplex, and

double-buffered on receive. There are 3 asynchronous modes and 1 synchronous mode of operation for the serial port. The asynchronous modes allow for 8 or 9 bits of data with even parity optionally inserted for one of the data bits, Selective interrupts based on the 9th data bit are available to support

Baud rates in all modes are determined by an independent 16-bit on-chip baud rate generator. Either the XTAL1 pin or the T2CLK pin can be used as the input to the baud rate generator. The maximum baud rate in the asynchronous mode is 187.5 KBaud. The maximum baud rate in the synchronous mode is 1.5 MBaud.

#### **Pulse Width Modulator (PWM)**

The PWM output shares a pin with port bit P2.5. When the PWM output is selected, this pin outputs a pulse train having a fixed period of 256 state times, and a programmable width of 0 to 255 state times. The width is programmed by loading the desired value, in state times, to the PWM Control Register.

#### A/D Converter with Sample and Hold

The on-chip analog-to-digital acquisition system is a monotonic successive approximation converter with the sample and hold, multiplexer, and D/A ladder circuits built into the silicon. This system can multiplex up to eight channels of conversion to 10 bits of resolution (1024 unique codes). It has a fixed conversion time of 88 state times which includes the 4 state time sample window. With a 12 MHz clock the conversion would take 22 µs, of which one microsecond is the sample window. The sample window period begins 4 state times after the conversion is triggered. A 2 pF capacitance is charged from the input signal during this sample window period.

In many applications it is less critical to record the absolute accuracy of an input, than it is to resolve that some determinable change has occurred. This is an acceptable approach as long as the converter is guaranteed to be monotonic and has no missing codes, as is the case for the M8X97BH. This means that increasing input voltages produce adjacent and unique output codes that are also increasing. Decreasing input voltages are guaranteed to produce adjacent and unique output codes that are also decreasing. There exists on the M8X97BH for each 10-bit output code a unique input voltage range that produces that code only, with a repeatability of typically  $\pm 0.25$  LSB's (1.5 mV).

The M8X97BH datasheet guarantees that the maximum Differential Non-Linearity will be 2 analog LSB's, or 10 mV (the minimum is zero). Differential

ADVANCE INFORMATION

T.49.19.16 T.49.19.59

non-linearity specifies the maximum difference between the actual code widths seen in a converter and what those code widths would be in an ideal (perfect) converter. In the M8X97BH 10-bit converter, the code widths are ideally 5 mV (5.12 VREF/ 1024). If such a converter is specified to have a maximum Differential Non-Linearity of 10 mV, then the maximum code width will be no greater than 10 mV larger than ideal, or 15 mV. This indicates to the user how much the input voltage may have changed under worst case conditions to produce a one count change in a particular 10-bit conversion. Due to the fact that the M8X97BH converter has no missing codes, the minimum code width will always be greater than zero. The differential non-linearity error on a particular code width is compensated for by other code widths in the transfer function such that 1024 unique steps occur. The actual code widths in the M8X97BH converter typically vary from about 2.5 mV to 7.5 mV.

The analog input must be in the range of zero to  $V_{REF}$  (nominally,  $V_{REF}=5V$ ). This input can be selected from 8 analog inputs which connect to the same pins as PORT 0. A conversion can be initiated either by setting the control bit in the A/D Command Register (Address 02Hex), or by programming the High Speed Output CAM to trigger the conversion at some specified time with sampling intervals occurring accurate to  $\pm 50$  ns. (See AP-406, "MCS-96 Analog Acquisition Primer" for further information.)

#### **Interrupts**

The M8097BH has 20 interrupt sources which vector through 8 interrupt vectors. A 0-to-1 transition from any of the sources sets a corresponding bit in the

Interrupt Pending register. The content of the Interrupt Mask register determines if a pending interrupt will be serviced or not. If it is to be serviced, the CPU pushes the current Program Counter onto the stack and reloads it with the vector corresponding to the desired interrupt, The interrupt vectors are located in addresses 2000H through 2011H, as shown in Figure 11.

The maximum transition speed of the interrupt inputs is limited to one transition per state time (250 ns at 12 MHz). Since interrupt recognition is based up on a zero to one transition on the pin, a normally high signal must go low for one state time, and then transition high in a subsequent state time. A normally low input signal must go high for one state time, and not return low until a subsequent state time.

	Vector	Location	
Vector	(High Byte)	(Low Byte)	Priority
Software	2011H	2010H	Not Applicable
Extint	200FH	200EH	7 (Highest)
Serial Port	200DH	.200CH	6
Software Timers	200BH	200AH	5
HSI.0	2009H	2008H	4
High Speed Outputs	2007H	2006H	3
HSI Data Available	2005H	2004H	2
A/D Conversion Complete	2003H	2002H	1
Timer Overflow	2001H	2000H	0 (Lowest)

Figure 11. Interrupt Vectors




Figure 11a. Interrupt Response Time

At the end of the interrupt routine the RET instruction pops the program counter from the stack and execution continues where it left off. It is not necessary to store and replace registers during interrupt routines as each routine can be set up to use a different section of the Register File. This feature of the architecture provides for very fast context switching. While the M8097BH has a single priority level in the sense that any interrupt may itself be interrupted, a priority structure exists for resolving simultaneously pending interrupts, as indicated in Figure 11a. Since the interrupt pending and interrupt mask registers can be manipulated in software, it is possible to dynamically alter the interrupt priorities to suit the users software.

#### **Watchdog Timer**

The Watchdog Timer is a 16-bit counter which, once started, is incremented every state time. If not

cleared before it overflows, the RESET pin will be pulled down for two state times, causing the system to be reinitialized. In a 12 MHz system, the Watchdog Timer overflows after 16 ms.

This feature is provided as a means of graceful recovery from a software upset. The counter must be cleared by the software before it overflows, or else the system assumes an upset has occurred and activates RESET. Once the Watchdog Timer is started it cannot be turned off by software. The filp-flop which enables the Watchdog Timer has been designed to maintain its state through  $V_{\rm CC}$  glitches to as low as 0V or as high as 7V for 1  $\mu s$  to 1 ms.

To start the Watchdog Timer, or to clear it, one writes 1EH followed by 0E1H to the WDT address (000AH). The Watchdog cannot be stopped once it is started unless the system is reset.

ADVANCE INFORMATION

intel

M8X97BH

T.49.19.16 T.49.19.59

#### **PACKAGING**

The M8X97BH family is available in a ceramic pin grid array, shown in Figure 12, and a leaded ceramic quad pack shown in Figure 13. A comparison of the pinouts for both of these package types is shown in Figure 14.




Figure 12. Pin Grid Array Pinout

advance information

intel




Figure 13. 68-Lead Ceramic Quad Pack Pinout

PGA	CQP	Description	PGA	CQP	Description	PGA	CQP	Description
1	9	ACH7/P0.7	24	54	AD6/P3,6	47	31	P1.6
ا و ا	ă	ACH6/P0.6	25	53	AD7/P3.7	48	30	P1.5
2	8 7	ACH2/P0.2	26	52	AD8/P4.0	49	29	HSO.1
	6	ACH0/P0.0	27	51	AD9/P4.1	50	28	HSO.0
5	6 5	ACH1/P0.1	28	50	AD10/P4.2	51	27	HSO.5/HSI.3
4 5 6 7	4	ACH3/P0.3	29	49	AD11/P4.3	52	26	HSO.4/HSI.2
1 7	з	NMI	30	48	AD12/P4.4	53	25	HSI.1
l à	ž	EA	31	47	AD13/P4.5	54	24	HSI.0
8	1	V <sub>CC</sub>	32	46	AD14/P4.6	55	23	P1.4
10	68	Vee	33	45	AD15/P4.7	56	22	P1.3
111	67	V <sub>SS</sub> XTAL1	34	44	T2CLK/P2.3	57	21	P1.2
12	66	XTAL2	35	43	READY	58	20	P1.1
13	65	CLKOUT	36	42	T2RST/P2.4	59	19	P1.0
14	64	BUSWIDTH	37	41	BHE	60	18	TXD/P2.0
15	63	INST	38	40	WR	61	17	RXD/P2.1
16	62	ALE	39	39	PWM/P2.5	62	16	RESET
17	61	RD	40	38	P2.7	63	15	EXTINT/P2.2
18	60	AD0/P3.0	41	37	Vpp	64	14	$V_{PD}$
19	59	AD1/P3.1	42	36	V <sub>SS</sub> ` HSO.3	65	13	VREF
20	58	AD2/P3.2	43	35	HŠŌ.3	66	12	ANGND
21	57	AD3/P3.3	44	34	HSO.2	67	11	ACH4/P0.4
22	56	AD4/P3.4	45	33	P2.6	68	10	ACH5/P0.5
23	55	AD5/P3.5	46 _	32	P1.7	<u> </u>		

Figure 14. PGA & CQP Comparison Pinout

20E **D M8X97BH**  **=** 4826175 0081919 5 **=** 

ADVANCE INFORMATION

T.49.19.16 T.49.19.59

## PIN DESCRIPTIONS

Symbol	Name and Function
Vcc	Main supply voltage (5V).
Vss	Digital circuit ground (0V). There are two VSS pins, both of which must be connected.
V <sub>PD</sub> ´	RAM standby supply voltage (5V). This voltage must be present during normal operation. In a Power Down condition (i.e. $V_{CC}$ drops to zero), if RESET is activated before $V_{CC}$ drops below spec and $V_{PD}$ continues to be held within spec., the top 16 bytes in the Register File will retain their contents. RESET must be held low during the Power Down and should not be brought high until $V_{CC}$ is within spec and the oscillator has stabilized.
V <sub>REF</sub>	Reference voltage for the A/D converter (5V). V <sub>REF</sub> is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0.
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as Vss.
V <sub>PP</sub>	Programming voltage for the EPROM parts, it should be + 12.75V for programming. This pin must be left floating in the application circuit.
XTAL1	Input of the oscillator inverter and of the internal clock generator.
XTAL2	Output of the oscillator inverter.
CLKOUT	Output of the internal clock generator. The frequency of CLKOUT is 1/3 the oscillator frequency. It has a 33% duty cycle.
RESET	Reset input to the chip. Input low for at least 2 state times to reset the chip. The subsequent low-to-high transition re-synchronizes CLKOUT and commences a 10-state-time sequence in which the PSW is cleared, a byte read from 2018H loads CCR, and a jump to location 2080H is executed. Input high for normal operation. RESET has an internal pullup.
BUSWIDTH	Input for bus width selection. If CCR bit 1 is a one, this pin selects the bus width for the bus cycle in progress. If BUSWIDTH is a 1, a 16-bit bus cycle occurs. If BUSWIDTH is a 0 an 8-bit cycle occurs. If CCR bit 1 is a 0, the bus is always an 8-bit bus. This pin is the TEST pin on M8X97 parts. Systems with TEST tied to VCC do not need to change. If this pin is left unconnected, it will rise to VCC.
NMI	A positive transition causes a vector to external memory location 0000H. External memory from 00H through 0FFH is reserved for Intel development systems.
INST	Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle.
ĒĀ	Input for memory select (External Access). EA equal to a TTL-high causes memory accesses to locations 2000H through 3FFFH to be directed to on-chip ROM/EPROM. EA equal to a TTL-low causes accesses to these locations to be directed to off-chip memory. EA = +12.5V causes execution to begin in the Programming Mode. EA has an internal pulldown, so it goes to 0 unless driven otherwise.
ALE/ĀĎŸ	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a latch to demultiplex the address from the address/data bus. When the pin is ADV, it goes inactive high at the end of the bus cycle. ADV can be used as a chip select for external memory. ALE/ADV is activated only during external memory accesses.
RD	Read signal output to external memory. RD is activated only during external memory reads.
WR/WRC	Write and Write Low output to external memory, as selected by the CCR. WR will go low for every external write, while WRL will go low only for external writes where an even byte is being written. WR/WRL is activated only during external memory writes.
BHE/WAH	Bus High Enable or Write High output to external memory, as selected by the CCR. BHE = 0 selects the bank of memory that is connected to the high byte of the data bus. A0 = 0 selects the bank of memory that is connected to the low byte of the data bus. Thus accesses to a 16-bit wide memory can be to the low byte only (A0 = 0, BHE = 1), to the high byte only (A0 = 1, BHE = 0), or both bytes (A0 = 0, BHE = 0). If the WRH function is selected, the pin will go low if the bus cycle is writing to an odd memory location.

intel

**M8X97BH** 

ADVANCE INFORMATION

T.49.19.16 T.49.19.59

#### PIN DESCRIPTIONS (Continued)

Symbol	Name and Function
READY	Ready input to lengthen external memory cycles, for interfacing to slow or dynamic memory, or for bus sharing. If the pin is high, CPU operation continues in a normal manner. If the pin is low prior to the falling edge of CLKOUT, the memory controller goes into a wait mode until the next positive transition in CLKOUT occurs with READY high. The bus cycle can be lengthened by up to 1 µs. When the external memory is not being used, READY has no effect. Internal control of the number of wait states inserted into a bus cycle held not ready is available through configuration of CCR, READY has a weak internal pullup, so it goes to 1 unless externally pulled low.
HSI	Inputs to High Speed Input Unit. Four HSI pins are available: HSI.0, HSI.1, HSI.2, and HSI.3. Two of them (HSI.2 and HSI.3) are shared with the HSO Unit. The HSI pins are also used as inputs by EPROM parts in Programming Mode.
HSO	Outputs from High Speed Output Unit. Six HSO pins are available: HSO.0, HSO.1, HSO.2, HSO.3, HSO.4, and HSO.5. Two of them (HSO.4 and HSO.5) are shared with the HSI Unit.
Port 0	8-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter. These pins are also a mode input to EPROM parts in the Programming Mode.
Port 1	8-bit quasi-bidirectional I/O port.
Port 2	8-bit multi-functional port. Six of its pins are shared with other functions in the M8097BH, the remaining 2 are quasi-bidirectional. These pins are also used to input and output control signals on EPROM parts in Programming Mode.
Ports 3 and 4	8-bit bi-directional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pullups. Ports 3 and 4 are also used as a command; address and data path by EPROM parts operating in the Programming Mode.

#### INSTRUCTION SET

The M8097BH instruction set makes use of six addressing modes as described below:

**DIRECT**—The operand is specified by an 8-bit address field in the instruction. The operand must be in the Register File or SFR space (locations 0000H through 00FFH).

**IMMEDIATE**—The operand itself follows the opcode in the instruction stream as immediate data. The immediate data can be either 8-bits or 16-bits as required by the opcode.

INDIRECT—An 8-bit address field in the instruction gives the word address of a word register in the Register File which contains the 16-bit address of the operand. The operand can be anywhere in memory

INDIRECT WITH AUTO-INCREMENT—Same as Indirect, except that, after the operand is referenced, the word register that contains the operand's address is incremented by 1 if the operand is a byte, or by 2 if the operand is a word.

INDEXED (LONG AND SHORT)—The instruction contains an 8-bit address field and either an 8-bit or a 16-bit displacement field. The 8-bit address field gives the word address of a word register in the Register File which contains a 16-bit base address. The 8- or 16-bit displacement field contains a signed displacement that will be added to the base address to produce the address of the operand. The operand can be anywhere in memory.

The M8097BH contains a zero register at word address 0000H (and which contains 0000H). This register is available for performing comparisons and for use as a base register in indexed addressing. This effectively provides direct addressing to all 64K of memory.

In the M8097BH, the Stack Pointer is at word address 0018H in the Register File. If the 8-bit address field contains 18H, the Stack Pointer becomes the base register. This allows direct accessing of variables in the stack.

The following tables list the M8097BH instructions, their opcodes, and execution times.

intal

**M8X97BH** 

## ADVANCE INFORMATION

T·49-19-16 T·49-19-59

#### **Instruction Summary**

Mnemonic	Oper-	Operation (Note 1)			FI	ngs			Notes
	ands	opeanon (Note 1)	Z	N	C	٧	VΤ	ST	HOIES
ADD/ADDB	2	D ← D + A	1	10	1	10	1	-	
ADD/ADDB	3	D ← B + A	<b>1</b>	~	10	10	1	ı	
ADDC/ADDCB	2	$D \leftarrow D + A + C$	1	7	1	10	1	1	
SUB/SUBB	2	D ← D – A	V	1	1	11	1	_	
SUB/SUBB	3	D ← B − A	10	1	10	10	1	-	-
SUBC/SUBCB	2	$D \leftarrow D - A + C - 1$	1	1	1	1	1		
CMP/CMPB	2	D – A	10	1	10	11	1	ı	
MUL/MULU	2	D, D + 2 ← D * A	_	1	_	_	_	٠?	2
MUL/MULU	3	D, D + 2 ← B * A	_	_	_	<b>—</b>	_	?	2
MULB/MULUB	2	D, D + 1 ← D*A	_	_	_	_	_	?	3
MULB/MULUB	3	D, D + 1 ← B * A	_	_			_	?	3
DIVU	2	$D \leftarrow (D, D + 2)/A, D + 2 \leftarrow remainder$		_	_	10	<b>↑</b>	-	2
DIVUB	2	$D \leftarrow (D, D + 1)/A, D + 1 \leftarrow remainder$	_	-	_	10	1	_	3
DIV	2	$D \leftarrow (D, D + 2)/A, D + 2 \leftarrow remainder$	_	_	_	?	Ť	_	
DIVB	2	$D \leftarrow (D, D + 1)/A, D + 1 \leftarrow remainder$			_	?	1	_	
AND/ANDB	2	D ← D and A	10	10	0	0	_	_	
AND/ANDB	3	D ← B and A	10	11	0	0	-	_	
OR/ORB	2	D ← DorA	10	10	0	0	_	_	
XOR/XORB	2	D ← D (excl. or) A	1	10	0	0	_		
LO/LOB	2	D ← A	_	_	_	_	_	_	
ST/STB	2	A ← D	_	_	_	_		_	
LDBSE	2	$D \leftarrow A; D + 1 \leftarrow SIGN(A)$	_	_			_		3, 4
LDBZE	2	D ← A; D + 1 ← 0	_	_	_	_	_	_	3.4
PUSH	. 1	SP ← SP - 2; (SP) ← A	_	-	_	_	_	_	
POP	1	A ← (SP); SP ← SP + 2			_	_	_	_	
PUSHF	0	$SP \leftarrow SP - 2; (SP) \leftarrow PSW;$ $PSW \leftarrow 0000H$ $I \leftarrow 0$	0	0	0	0	0	0	
POPF	0	$PSW \leftarrow (SP); SP \leftarrow SP + 2; l \leftarrow \nu$	11	10	10	10	10	V	
SJMP	1	PC ← PC + 11-bit offset	_	_	_	_	_	_	5
LJMP -	1	PC ← PC + 16-bit offset	_	_	_	_	_	_	5
BR [indirect]	1	PC ← (A)	_	_	_	_	_		
SCALL	1	SP ← SP - 2; (SP) ← PC; PC ← PC + 11-bit offset	-	-	_	_	_	-	5
LCALL	1	SP ← SP - 2; (SP) ← PC; PC ← PC + 16-bit offset	-	_	_	-	-	-	5
RET	0	PC ← (SP); SP ← SP + 2	<u> </u>	_	1_	Ι_		<u> </u>	
J (conditional)	1	PC ← PC + 8-bit offset (if taken)	<b> </b>	<u> </u>		<u> </u>	_	_	5
JC	1	Jump if C = 1		_	_		_		5
JNC	1	Jump if C = 0	_	_	_	_			` 5
JE	1	Jump if Z = 1		_	_		T		5

NOTES:

1. If the mnemonic ends in "B", a byte operation is performed, otherwise a word operation is done. Operands D, B, and A must conform to the alignment rules for the required operand type. D and B are locations in the Register File; A can be bocated anywhere in memory.

2. D, D + 2 are consecutive WORDS in memory; D is DOUBLE-WORD aligned.

3. D, D + 1 are consecutive BYTES in memory; D is WORD aligned.

4. Changes a byte to a word.

<sup>5.</sup> Offset is a 2's complement number.

intel

**M8X97BH** 

## ADVANCE INFORMATION

#### **Instruction Summary** (Continued)

Mnemonic	Oper-	Operation (Note 1)			Fla	ıgs			Notes
MITEMONIC	ands	Operation (Note 1)	Z	N	С	٧	VT	ST	
JNE	1	Jump if Z = 0	_	_	_	_	_		. 5
JGE	1	Jump if N = 0	_	_	=	_	_		5
JLT	1	Jump if N = 1		_	=	_	_		5
JGT	1	Jump if $N = 0$ and $Z = 0$	_		_	_		_	5
JLE	1	Jump if $N = 1$ or $Z = 1$	_		_	_	_	_	5
JH	1	Jump if C = 1 and Z = 0	_		_	-	-	_	5
JNH	1	Jump if C = 0 or Z = 1		-	_		4	_	5
٦٧	1	Jump if V = 1	1	-	÷	_	_		5
JNV	1	Jump if V = 0	-	1	_			-	5
JVT	1	Jump if VT = 1; Clear VT	ł	-	_		0		5
JNVT	1	Jump if VT = 0; Clear VT	1			ļ	0	<u> </u>	5
JST	1	Jump if ST = 1	_	_		_	_	<u> </u>	5
JNST	1	Jump if ST = 0	_	-	I		-	_	5
JBS	3	Jump if Specified Bit = 1	-	_	_	I		_	5, 6
JBC	3	Jump if Specified Bit = 0	_		_	-	_	_	5, 6
DJNZ	1	$D \leftarrow D - 1$ ; if $D \neq 0$ then $PC \leftarrow PC + 8$ -bit offset	_	_		_		_	5
DEC/DECB	1	D ← D − 1	11	10	10	10	1	=	
NEG/NEGB	1	D ← 0 − D	1	1	1	11	1	_	
INC/INCB	1	D ← D + 1	1	10	1	10	1	<b> </b>	
EXT	1	$D \leftarrow D; D + 2 \leftarrow Sign(D)$	10	10	0	0	_	T_	2
EXTB	1	$D \leftarrow D; D + 1 \leftarrow Sign(D)$	10	10	0	0	_		3
NOT/NOTB	1	D ← Logical Not (D)	10	10	0	0	_	Ι_	
CLR/CLRB	1	D ← 0	1	0	0	0	_	1-	
SHL/SHLB/SHLL	2	C ← msb lsb ← 0	10	?	11	1	1	1 –	7
SHR/SHRB/SHRL	2	$0 \rightarrow \text{msb} \text{lsb} \rightarrow C$	1	?	10	0	_	11	7
SHRA/SHRAB/SHRAL	2	$msb \rightarrow msb lsb \rightarrow C$	10	10	10	0	1-	1	7
SETC	0	C ← 1	-	T-	1		1	1-	
CLRC	0	C ← 0	Τ_	1-	0	-		1-	
CLRVT	0	VT ← 0	T-	1-	T-	<b>—</b>	0	_	
RST	0	PC ← 2080H	0	0	0	0	0	0	8
DI	0	Disable All Interrupts (I ← 0)	_	1-	_	T —	T	1-	
El	0	Enable All Interrupts (I ← 1)	T	_	Γ_	<u> </u>		T —	
NOP	0	PC ← PC + 1	T-	_	_	1-	T —		
SKIP	0	PC ← PC + 2			<b> </b> –	-	T -	_	
NORML	2	Left shift till msb = 1; D ← shift count	10	?	0	T-	1-	1-	7
TRAP	0	SP ← SP - 2; (SP) ← PC PC ← (2010H)	_	T_		_	<b> </b> _	_	9

#### NOTES:

NOTES:

1. If the mnemonic ends in "B", a byte operation is performed, otherwise a word operation is done. Operands D, B and A must conform to the alignment rules for the required operand type. D and B are locations in the Register File; A can be located anywhere in memory.

5. Offset is a 2's complement number.

6. Specified bit is one of the 2048 bits in the register file.

7. The "L" (Long) suffix indicates double-word operation.

8. Initiates a Reset by pulling RESET low. Software should re-initialize all the necessary registers with code starting at 2080H.

9. The assembler will not accept this mnemonic.

ADVANCE INFORMATION

#### **Opcode and State Time Listing**

····							·										
		C	HRE	CT	IMMEDIATE					NDIREC	т⊙				NDEXE	ე@	
					1,111			NORMAL			AU	TO-INC.		SHO	RT	L	ONG
MNEMONIC	OPERANDS	OPCODE	BYTES	STATE TIMES	OPCODE	BYTES	STATE	OPCODE	BYTES	STATE®	BYTES	STATE® TIMES	OPCODE	BYTES	STATE() TIMES()	BYTES	STATE() TIMES()
						AF	RITHME	TIC IN	IST	RUCTIO	NS	-, -, -, -, -, -				<u>.</u>	
ADD	2	64	3	4	65	4	5	66	3	6/11	3	7/12	67	4.	6/11-	5	7/12
ADD	3	44	4	5	45	5	6	46	4	7/12	4	8/13	47	5	7/12	6.	8/13
ADDB	2	74	3	4	75	3	4	76	3	6/11	3	7/12	77	4	6/11	5	7/12
ADDB	3	54	4	5	55	4	5	56	4	7/12	4	8/13	57	5	7/12	6	8/13
ADDC	2	A4	3	4	A5	4	5	A6	3	6/11	3	7/12	A7	4	6/11	5	7/12
ADDCB	2	B4	3	4	B5	3	4	B6	3	6/11	3	7/12	B7	4	6/11	5	7/12
SUB	2	68	3	4	69	4	5	6A	3	6/11	3.	7/12	6B	4	6/11	5	7/12
SUB	3	48	4	5	49	5	6	4A	4	7/12	4	8/13	4B	5	7/12	6	8/13
SUBB	2	78	3	4	79	3	4	7A	3	6/11	3	7/12	7B	4	6/11	5	7/12
SUBB	3	58	4	5	59	4	5	5A	4	7/12	4	8/13	5B	5	7/12	6	8/13
SUBC	2	A8	3	4	A9	4	5	AA	3	6/11	3	7/12	AB	4	6/11	5	7/12
SUBCB	2	B8	3	4	В9	3	4	BA	3	6/11	3	7/12	BB	4	6/11	5	7/12
CMP	2	88	3	4	89	4	5	8A	3	6/11	3	7/12	8B	4	6/11	5	7/12
CMPB	2	98	3	4	99	3	4	9A	3	6/11	3	7/12	9B	4	6/11	5	7/12
	L					L											
MULU	2	6C	3	25	6D	4	26	6E	3	27/32	3	28/33	6F	4	27/32	5	28/33
MULU	3	4C	4	26	4D	5	27	4E	4	28/33	4	29/34	4F	5	28/33	6	29/34
MULUB	2	7C	3	17	7D	3	17	7E	3	19/24	3	20/25	·7F	4	19/24	5	20/25
MULUB	3	5C	4	18	5D	4	18	5E	4	20/25	4	21/26	5F	5	20/25	6	21/26
MUL	2	2	4	29	0	5	30	2	4	31/36	4	32/37	2	5	31/36	6	32/37
MUL.	3	2	5	30	0	6	31	2	5	32/37	5	33/38	2	6	32/37	7	33/38
MULB	2	2	4	21	0	4	21	2	4	23/28	4	24/29	2	5	23/28	6	24/29
MULB	3	0	5	22	2	5	22	2	5	24/29	5	25/30	2	6	24/29	7	25/30
DIVU	2	8C	3	25	8D	4	26	8E	3	28/32	3	29/33	8F	4	28/32	5	29/33
DIVUB	2	9C	3	17	9D	3	17	9E	3	20/24	3	21/25	9F	4	20/24	5	21/25
DIV	2	2	4	29	2	5	30	2	4	32/36	4	33/37	2	5	32/36	6	33/37
DIVB	2	0	4	21	2	4	21	0	4	24/28	4	25/29	2	5	24/28	6	25/29

271075-47

NOTES:

\*Long indexed and Indirect + instructions have identical opcodes with Short indexed and Indirect modes, respectively. The second byte of instructions using any Indirect or indexed addressing mode specifies the exact mode used. If the second byte is even, use Indirect or Short indexed. If it is odd, use Indirect + or Long indexed. In all cases the second byte of the instruction always specifies an even (word) location for the address referenced.

② Number of state times shown for internal/external operands.

③ The opcodes for signed multiply and divide are the opcodes for the unsigned functions with an "FE" appended as a practive.

prefix.

State times shown for 16-bit bus.

ADVANCE INFORMATION

## Opcode and State Time Listing (Continued)

• 															<u> </u>			
		_	ine	OT.	1841	AEF	IATE	INDIRECT®						INDEXED®				
		U	HRE	·	( Text o	MEL	MAIL	NORMAL			AU	ro-Inc.	S	НО	RT	L	ONG	
MNEMONIC	OPERANDS	OPCODE	BYTES	STATE	OPCODE	BYTES	STATE		вутеѕ	STATE®	BYTES .	STATE() TIMES	OPCODE	BYTES	STATE() TIMES(0)	BYTES	STATED	
						L	OGICAL	. INST	RUC	CTIONS					· ·	<del></del> ,		
AND	2	60	3	4	61	4	5	62	3	6/11	3	7/12	63	4	6/1/1	5	7/12	
AND	3	40	4	5	41	5	6	42	4	7/12	4	8/13	43-	5	7/12	6	8/13	
ANDB	2	70	3	4	71	3	4	72	3	6/11	3	7/12	73	4	6/11	5	7/12	
ANDB	3	50	4	5	51	4	5	52	4	7/12	4	8/13	53	5	7/12	6	8/13	
OR	2	80	3	4	81	4	5	82	3	6/11	3	7/12	83	4	6/11	5	7/12	
ORB	2	90	3	4	91	3	4	92	3	6/11	3	7/12	93	4	6/11	5	7/12	
XOR	2	84	3	4	85	4	5	86	3	6/11	3	7/12	87	4	6/11	5	7/12	
XORB	2	94	3	4	95	3	4_	96	3	6/11	3	7/12	97	4	6/11	5	7/12	
					0	AT/	TRAN	SFER	INS	TRUCT					<u> </u>			
LD	2	A0	3	4	Al	4	5	A2	3	6/11	3	7/12	A3	4	6/11	5	7/12	
LDB	2	BO	3	4	BI	3	4	B2	3	6/11	3	7/12	B3	4	6/11	5.	7/12	
ST	2	C0	3	4	<u> </u>	上	<u> </u>	C2	3	7/11	3	8/12	C3	4	7/11	5	8/12	
STB	2	C4	3	4	上	1=	<u> </u>	C6	3	7/11	3	8/12	C7	4	7/11	5	8/12	
LDBSE	2	BC	3	4	BD	3	4	BE	3	6/11	3	7/12	BF	4	6/11	5	7/12	
LDBZE	2	AC	3	4	AD	3	4	AE	3	6/11	3	7/12	AF	4	6/11	5	7/12	
							K OPEF	_	Ť				<b>,</b>				т	
PUSH	1	C8		8	C9	3	8	CA	2	11/15	2	12/16	CB	3	11/15	4	12/16	
POP	1	CC	2	12	1=	$\vdash$	1==	CE	2	14/18	2	14/18	CF	3	14/18	4	14/18	
PUSHF	0	F2	1	8		┶	<u> </u>	<b> </b>	┖		_	<u> </u>	<u> </u>	↓_	<u> </u>	$\vdash$	<b></b>	
POPF	<u>  0</u>	F3	11	9					<u></u>	<u> </u>		<u> </u>	<u>L</u>		l	1	<u> </u>	
	<b>,</b>				_	-	K OPE		_	<del></del>				-			1	
PUSH	1	C8			C9	3	12	CA	2	15/19	2	+	CB	+	15/19	4	16/20	
POP	1	CC	-	-	<del> </del> =	1=	$\downarrow =$	CE	2	16/20	2	16/20	CF	3	16/20	14	16/20	
PUSHF	0	F2		12	1_	丄	<u> </u>		↓_	<u> </u>	4	<u> </u>	↓_	1	<b></b>	$\bot$	—	
POPF	10	F3	1	13	1			1	1		1		1		1	1		

	JUMPS AND CALLS											
MNEMONIC	OPCODE	BYTES	STATES	MNEMONIC	OPCODE	BYTES	STATES					
LJMP	E7	3	8	LCALL	EF	3	13/16©					
SJMP	20-27①	2	8	SCALL	28-2F®	2	13/16®					
BR[]	E3	2	8	RET	F0	1	12/16©					
				TRAP®	F7	1	21/24					

271075-48

NOTES:

① Number of state times shown for internal/external operands.
② The assembler does not accept this mnemonic.
③ The least significant 3 bits of the opcode are concatenated with the following 8 bits to form an 11-bit, 2's complement, offset for the relative call or jump.
③ State times for stack located internal/external.
④ State times shown for 16-bit bus.

#### **CONDITIONAL JUMPS**

All cor	All conditional jumps are 2 byte instructions. They require 8 state times if the jump is taken, 4 if it is not (8)										
MNEMONIC	OPCODE	MNEMONIC	OPCODE	MNEMONIC	OPCODE	MNEMONIC	OPCODE				
1C	DB	JE	DF	JGE	D6	JGT	D2				
JNC	D3	JNE	D7	JLT	DE	JLE	DA				
JH	D9	JV	DD	JVT	DC	JST	D8				
JNH ·	D1	JNV	D5	JNVT	D4	JNST	D0				

#### JUMP ON BIT CLEAR OR BIT SET

These inst	ructions are	3-byte instruc	tions. They re	equire 9 state	times if the j	ump is taken,	5 if it is not.(6	3)	
BIT NUMBER									
MNEMONIC	0	1	2	3	4	5	6	7	
JBC	30	31	32	33	34	35	36	37	
JBS	38	39	3A	3B	3C	3D.	3E	3F	

#### **LOOP CONTROL**

MNEMONIC	OPCODE	BYTES	STATE TIMES
DJNZ	EO	3	5/9 STATE TIME (NOT TAKEN/TAKEN)(8)

#### SINGLE REGISTER INSTRUCTIONS

MNEMONIC	OPCODE	BYTES	STATES(8)	MNEMONIC	OPCODE	BYTES	STATES(8)
DEC	05	2	4	EXT	06	2	4,
DECB	15	2	4	EXTB	16	2	4
NEG	03	2	4	NOT	02	2	4
NEGB	13	2	4	NOTB	12	2	4
INC	07	2	4	CLR	01	2	4
INCB	17	2	4	CLRB	11	2	4

#### SHIFT INSTRUCTIONS

INSTR	WORD		INSTR	BY	ΓE	INSTR	DBL,	WD	STATE TIMES(8)
MNEMONIC	OP	В	MNEMONIC	OP	В	MNEMONIC	OP	В	STATE TIMES(*)
SHL	09	3	SHLB	19	3	SHLL	0D	3	7 + 1 PER SHIFT(7)
SHR	08	3	SHRB	18	3	SHRL	00	3	7 + 1 PER SHIFT(7)
SHRA	0A	3	SHRAB	1A	3	SHRAL	0E	3	7 + 1 PER SHIFT(7)

#### SPECIAL CONTROL INSTRUCTIONS

		SPE	CIAL COM INC	YE INSTRUCTION	JNO		
MNEMONIC	OPCODE	BYTES	STATES(8)	MNEMONIC	OPCODE	BYTES	STATES(8)
SETC	F9	1	4	DI	FA	1	4
CLRC	F8	1	4	El	FB	1	4
CLRVT	FC	1	4	NOP	FD	1	4
RST(6)	FF	1	166	SKIP	00	2	4


#### NORMALIZE


MNEMONIC	OPCODE	BYTES	STATE TIMES
NORML	0F	3	11 + 1 PER SHIFT


6. This instruction takes 2 states to pull RESET low, then holds it low for 2 states to initiate a reset. The reset takes 12 states, at which time the program restarts at location 2080H. If a capacitor is tied to RESET, the pin may take longer to go low and may never reach the V<sub>OL</sub> specification.
7. Execution will take at least 8 states, even for 0 shift.


8. State times cheaper for 18 bit buts.


8. State times shown for 16-bit bus.



























me








	Vector L	ocation	
Vector	(High Byte)	(Low Byte)	Priority
Software	2011H	2010H	Not Applicable
Extint	200FH	200EH	7 (Highest)
Serial Port	200DH	200CH	6
Software	200BH	200AH	5.
Timers			
HSI.0	2009H	2008H	4 '
High Speed Outputs	2007H	2006H	3
HSI Data Available	2005H	2004H	2
A/D Conversion Complete	2003H	2002H	1
Timer Overflow	2001H	2000H	· 0 (Lowest)





**PSW Register** 

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00	١
Z	N	٧	VT	С	_	ı	ST			<inter< th=""><th>rupt Ma</th><th>sk Red</th><th>ister &gt;</th><th></th><th></th><th></th></inter<>	rupt Ma	sk Red	ister >			

Intel

20E D

4826175 0081928 **6 •** 

**ADVANCE INFORMATION** 

T·49·19·14 T·49·19·59

# ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS\*

Case Temperature Under Blas... – 55°C to + 125°C Storage Temperature ...... – 65°C to + 150°C Voltage from EA or Vpp to Vss or ANGND ...... – 0.3V to + 13.0V Voltage from Any Other Pin to Vss or ANGND ..... – 0.3V to + 7.0V\* Average Output Current from Any Pin ...... 10 mA Power Dissipation ...... 1.5W \*This includes Vpp on ROM and CPU only devices.

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

#### **OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Units
T <sub>C</sub>	Case Temperature (Instant On)	-55	+ 125	С
Vcc	Digital Supply Voltage	4.50	5.50	٧
VREF	Analog Supply Voltage	4.50	5.50	V
fosc	Oscillator Frequency	6.0	12	MHz
Ven	Power-Down Supply Voltage	4,50	5.50	V

#### NOTE:

ANGND and V<sub>SS</sub> should be nominally at the same potential.

#### D.C. CHARACTERISTICS (Over Specified Operating Conditions)

Symbol	Parameter	Min	Max	Units	Comments
lcc	V <sub>CC</sub> Supply Current		275	mA	All Outputs Disconnected.
lPD	V <sub>PD</sub> Supply Current		1	mA	Normal operation and Power-Down.
IREF	V <sub>REF</sub> Supply Current		8	mA	
VIL	Input Low Voltage (Except RESET)	-0.3	+0.8	>	
V <sub>IL1</sub>	Input Low Voltage, RESET	0.3	+0.7	٧	
VIH	Input High Voltage (Except RESET, NMI, XTAL1)	2.0	V <sub>CC</sub> +0.5	V	
VIH1	Input High Voltage, RESET Rising	2.4	V <sub>CC</sub> +0.5	٧	
V <sub>IH2</sub>	Input High Voltage, RESET Falling Hysteresis	2.1	V <sub>CC</sub> +0.5	٧	
V <sub>IH3</sub>	Input High Voltage, NMI, XTAL1	2.2	V <sub>CC</sub> +0.5	٧	
lu	Input Leakage Current to each pin of HSI, P3, P4, and to P2.1.		±10	μА	$V_{in} = 0 \text{ to } V_{CC}$
lui	D.C. Input Leakage Current to each pin of P0		+3	μΑ	$V_{in} = 0 \text{ to } V_{CC}$
l <sub>IH</sub>	Input High Current to EA		100	μΑ	$V_{IH} = 2.4V$
կլ	Input Low Current to each pin of P1, and to P2.6, P2.7.		-125	μΑ	V <sub>IL</sub> = 0.45V
I <sub>IL1</sub>	Input Low Current to RESET	0.25	-2	mΑ	$V_{IL} = 0.45V$
l <sub>lL2</sub>	Input Low Current P2.2, P2.3, P2.4, READY, BUSWIDTH		-50	μΑ	V <sub>IL</sub> = 0.45V
VOL	Output Low Voltage on Quasi-Bidirectional port pins and P3, P4 when used as ports		0.45	Ý	I <sub>OL</sub> = 0.8 mA (Note 1)

T·49·19·16 T·49·19·59

#### D.C. CHARACTERISTICS (Continued)

Symbol	Parameter	Min	Max	Units	Comments
V <sub>OL1</sub>	Output Low Voltage on Quasi-Bidirectional port pins and P3, P4 when used as ports		0.75	٧	I <sub>OL</sub> = 2.0 mA (Notes 2, 3)
V <sub>OL2</sub>	Output Low Voltage on Standard Output pins, RESET and Bus/Control Pins		0.45	٧	l <sub>OL</sub> = 2.0 mA (Notes 2, 3, 4)
VoH	Output High Voltage on Quasi-Bidirectional pins	2,4		>	l <sub>OH</sub> = -20 μA
V <sub>QH1</sub>	Output High Voltage on Standard Output pins and Bus/Control pins	2.4		٧	I <sub>OH</sub> = -200 μA (Note 1)
<sup>ј</sup> онз	Output High Current on RESET	-50		μΑ	V <sub>OH</sub> = 2.4V
Cs	Pin Capacitance (Any Pin to Vss)		10	pF	fTEST = 1.0 MHz

#### NOTES:

NOTES:

1. Quasi-bidirectional pins include those on P1, for P2.6 and P2.7. Standard Output Pins include TXD, RXD (Mode 0 only), PWM, and HSO pins. Bus/Control pins include CLKOUT, ALE, BHE, RD, WR, INST and AD0-15.

2. Maximum current per pin must be externally limited to the following values if V<sub>QL</sub> is held above 0.45V. I<sub>QL</sub> on quasi-bidirectional pins and Ports 3 and 4 when used as ports: 4.0 mA I<sub>QL</sub> on standard output pins and RESET: 8.0 mA I<sub>QL</sub> on Bus/Control pins: 2.0 mA

3. During normal (non-transient) operation the following limits apply:

Total I<sub>QL</sub> on P2.0, P2.6, RESET and all HSO pins must not exceed 15 mA.

Total I<sub>QL</sub> on Port 3 must not exceed 10 mA.

Total I<sub>OL</sub> on Port 3 must not exceed 10 mA.

Total I<sub>OL</sub> on P2.5, P2.7, and Port 4 must not exceed 20 mA.

4. I<sub>OL</sub> on HSO.X (X = 0, 4, 5) = 1.6 mA @ 0.5V.

#### A.C. CHARACTERISTICS (Over Specified Operating Conditions)

Test Conditions: Load Capacitance on Output Pins = 80 pF

Oscillator Frequency = 10 MHz

TIMING REQUIREMENTS (Other system components must meet these specs.)

Symbol	Parameter .	Min	Max	Units
T <sub>CLYX</sub>	READY Hold after CLKOUT Edge	0		ns
TLLYV	End of ALE/ADV to READY Valid		2Tosc - 70	ns
TLLYH	End of ALE/ADV to READY High	2Tosc+40	4Tosc-80	ns
T <sub>YLYH</sub>	Non-Ready Time		1000	ns
T <sub>AVDV</sub> (5)	Address Valid to Input Data Valid		5Tosc 120	ns
T <sub>RLDV</sub>	RD Active to Input Data Valid	•	3Tosc-100	ns
T <sub>RHDX</sub>	Data Hold after RD Inactive	0		ns
T <sub>RHDZ</sub>	RD Inactive to Input Data Float	0	Tosc-25	ns
T <sub>AVGV</sub> (5)	Address Valid to BUSWIDTH Valid		2 Tosc - 125	ns
T <sub>LLGX</sub>	BUSWIDTH Hold after ALE/ADV Low	Tosc +40		ns
TLLGV	ALE/ADV Low to BUSWIDTH Valid		Tosc -75	ns

#### NOTES:

5. The term "Address Valid" applies to AD0-15, BHE and INST.

ADVANCE INFORMATION

#### A.C. CHARACTERISTICS (Continued)

#### TIMING RESPONSES (M8X97BH parts meet these specs.)

Symbol	Parameter	Min	Max	Units
FXTAL	Oscillator Frequency	6.0	12.0	MHz
Tosc	Oscillator Period	83	166	ns
Тонсн	XTAL1 Rising Edge to Clockout Rising Edge	0	120	ns
TCHCH	CLKOUT Period(3)	3Tosc(3)	3Tosc(3)	. ns
TCHCL	CLKOUT High Time	Tosc-35	Tosc+10	ns
TCLLH	CLKOUT Low to ALE High	-20	· +25	ns
TLLCH	ALE/ADV Low to CLKOUT High	Tosc-25	Tosc+45	ns
TLHLL	ALE/ADV High Time	Tosc-30	Tosc + 35(4)	ns
TAVLL(5)	Address Setup to End of ALE/ADV	Tosc-50		ns
T <sub>RLAZ</sub> (6)	RD or WR Low to Address Float	Тур. = 0	25	ns
TLLRL	End of ALE/ADV to RD or WR Active	Tosc-40		ns
T <sub>LLAX</sub> (6)	Address Hold after End of ALE/ADV	Tosc-40		ns
TWLWH	WR Pulse Width	3Tosc-35	·	ns
T <sub>QVWH</sub>	Output Data Valid to End of WR/WRL/WRH	3Tosc-60		ns
TWHQX	Output Data Hold after WR/WRL/WRH	Tosc-50		ns
TWHLH	End of WR/WRL/WRH to ALE/ADV High	Tosc-75		ns
TRLRH	RD Pulse Width	3Tosc-30		ns
TRHLH	End of RD to ALE/ADV High	Tosc-45		ns
TCLLL	CLOCKOUT Low to ALE/ADV Low	Tosc-40	Tosc+35	ns
T <sub>RHBX</sub>	RD High to INST, BHE, AD8-15 Inactive	Tosc-25	Tosc+30	ns
T <sub>WHBX</sub>	WR High to INST, BHE, AD8-15 Inactive	Tosc-50	Tosc + 100	ns
THLHH	WRL, WRH Low to WRL, WRH High	2Tosc-35	2Tosc+40	ns
TLLHL	ALE/ADV Low to WRL, WRH Low	2Tosc-30	2Tosc + 55	ns
TQVHL	Output Data Valid to WRL, WRH Low	Tosc-60		ns

#### NOTES:

NOTES:

2. If more than one wait state is desired, add 3Tosc for each additional wait state.

3. CLKOUT is directly generated as a divide by 3 of the oscillator. The period will be 3Tosc ± 10 ns if Tosc is constant and the rise and fall times on XTAL1 are less than 10 ns.

4. Max spec applies only to ALE. Min spec applies to both ALE and ADV.


5. The term "Address Valid" applies to ADO-15, BHE and INST.

6. The term "Address" in this definition applies to ADO-7 for 8-bit cycles, and ADO-15 for 16-bit cycles.

INTEL CORP (UP/PRPHLS)

7.49.19-16 T.49.19-59

271075-31




#### NOTES:

(1) 8-bit bus only.
(2) 8-bit bus; or when write strobe mode selected.
(3) When ADV selected.
(4) 8- or 16-bit bus and no write strobe mode selected.

-INTEL CORP (UP/PRPHLS)

T.49.19-16 T.49.19.59





#### A.C. CHARACTERISTICS—SERIAL PORT—SHIFT REGISTER MODE


#### SERIAL PORT TIMING—SHIFT REGISTER MODE

(Over Specified Operating Conditions) Load Capacitance = 80 pF

Symbol	Parameter	Min	Max	Units
T <sub>XLXL</sub>	Serial Port Clock Period	8T <sub>OSC</sub>		ns
T <sub>XLXH</sub>	Serial Port Clock Falling Edge to Rising Edge	4T <sub>OSC</sub> - 50	4T <sub>OSC</sub> + 50	ns
T <sub>QVXH</sub>	Output Data Setup to Clock Rising Edge	3T <sub>OSC</sub>		ns
TXHQX	Output Data Hold After Clock Rising Edge	2T <sub>OSC</sub> - 50		ns
TXHQV	Next Output Data Valid After Clock Rising Edge		2T <sub>OSC</sub> +50	ns
T <sub>DVXH</sub>	Input Data Setup to Clock Rising Edge	2T <sub>OSC</sub> +200		ns
T <sub>XHDX</sub>	Input Data Hold After Clock Rising Edge	0		ns
T <sub>XHQZ</sub>	Last Clock Rising to Output Float		5T <sub>OSC</sub>	ns

#### WAVEFORM—SERIAL PORT—SHIFT REGISTER MODE

#### SERIAL PORT WAVEFORM—SHIFT REGISTER MODE



intel

SOED

■ 4826175 0081933 T 🔳 -

M8X97BH


T.49.19.16 T.49.19.59

ADVANCE INFORMATION


#### **EXTERNAL CLOCK DRIVE**

Symbol	Parameter	Min	Max	Units
1/T <sub>OLOL</sub>	Oscillator Frequency	6	12	MHz
T <sub>OHOX</sub>	High Time	25		ns
T <sub>OLOX</sub>	Low Time	25		ns
Toloh	Rise Time		15	ns
TOHOL	Fall Time		15	ns


#### **EXTERNAL CLOCK DRIVE WAVEFORMS**



#### A.C. TESTING INPUT, OUTPUT WAVEFORM




#### **FLOAT WAVEFORM**



For Timing Purposes a Port Pin Is no Longer Floating when a 100 mV change from Load Voltage Occurs, and Begins to Float when a 100 mV change from the Loaded V<sub>OH</sub>/V<sub>OL</sub> Level occurs I<sub>OL</sub>/I<sub>OH</sub>  $\geq \pm 15$  mÅ.

#### **MINIMUM HARDWARE CONFIGURATION CIRCUITS**



ADVANCE INFORMATION

#### A/D CONVERTER SPECIFICATIONS

The absolute conversion accuracy is dependent on the accuracy of V<sub>REF</sub>. The specifications given below assume adherence to the Operating Conditions section of these data sheets. Testing is done at  $V_{REF} = 5.120V.$ 

#### **OPERATING CONDITIONS**

V <sub>CC</sub> , V <sub>PD</sub> , V <sub>REF</sub>	4.5V to 5.5V
V <sub>SS</sub> , ANGND	
T <sub>C</sub> (5)	55°C to +125°C
Fosc	6.0 to 12.0 MHz
Test Conditions:	
VDEE	5 120V

Parameter	Typical*(1)	Minimum	Maximum	Units**	Notes
Resolution		1024 10	1024 10	Levels Bits	
Absolute Error		0	±4	LSBs	
Full Scale Error	-0.5 ±0.5			LSBs	
Zero Offset Error	±0.5			LSBs	
Non-Linearity		0	±4	LSBs	
Differential Non-Linearity		0	+2	LSBs	
Channel-to-Channel Matching		0	±1	LSBs	
Repeatability	±0.25			LSBs	1
Temperature Coefficients: Offset Full Scale Differential Non-Linearity	0.009 0.009 0.009			LSB/°C LSB/°C LSB/°C	1 1 1
Off Isolation		-60		dB	1, 2, 4
Feedthrough	-60			dB	1, 2
V <sub>CC</sub> Power Supply Rejection	-60			dB	1, 2
Input Resistance		1K	5K	Ω	1
D.C. Input Leakage		0	3.0	μА	
Sample Delay		3T <sub>OSC</sub> - 50	3T <sub>OSC</sub> + 50	ns	1,3
Sample Time		12T <sub>OSC</sub> - 50	12T <sub>OSC</sub> + 50	ns	1
Sampling Capacitor			2	рF	

<sup>\*</sup> These values are expected for most parts at 25°C.

\* An "LSB", as used here, is defined in the glossary which follows and has a value of approximately 5 mV.

1. These values are not tested in production and are based on theoretical estimates and laboratory tests.

2. DC to 100 KHz.

<sup>3.</sup> For starting the A/D with an HSO Command.
4. Multiplexer Break-Before-Make Guaranteed.
5. Case temperatures are "instant on".

| 4826175 QO81935 3 **|** 

**ADVANCE INFORMATION** 

T.49.19-16 T.49.19-59

#### A/D GLOSSARY OF TERMS

ABSOLUTE ERROR—The maximum difference between corresponding actual and ideal code transitions. Absolute Error accounts for all deviations of an actual converter from an ideal converter.

ACTUAL CHARACTERISTIC—The characteristic of an actual converter. The characteristic of a given converter may vary over temperature, supply voltage, and frequency conditions. An actual characteristic rarely has ideal first and last transition locations or ideal code widths. It may even vary over multiple conversions under the same conditions.

**BREAK-BEFORE-MAKE**—The property of a multiplexer which guarantees that a previously selected channel will be deselected before a new channel is selected. (e.g. the converter will not short inputs together.)

CHANNEL-TO-CHANNEL MATCHING—The difference between corresponding code transitions of actual characteristics taken from different channels under the same temperature, voltage and frequency conditions.

CHARACTERISTIC—A graph of input voltage versus the resultant output code for an A/D converter. It describes the transfer function of the A/D converter.

**CODE**—The digital value output by the converter.

**CODE CENTER**—The voltage corresponding to the midpoint between two adjacent code transitions.

CODE TRANSITION—The point at which the converter changes from an output code of Q, to a code of Q+1. The input voltage corresponding to a code transition is defined to be that voltage which is equally likely to produce either of two adjacent codes.

**CODE WIDTH**—The voltage corresponding to the difference between two adjacent code transitions.

CROSSTALK-See "Off-Isolation".

D.C. INPUT LEAKAGE—Leakage current to ground from an analog input pin.

**DIFFERENTIAL NON-LINEARITY—**The difference between the ideal and actual code widths of the terminal based characteristic.

**FEEDTHROUGH**—Attenuation of a voltage applied on the selected channel of the A/D Converter after the sample window closes.

FULL SCALE ERROR—The difference between the expected and actual input voltage corresponding to the full scale code transition.

**IDEAL CHARACTERISTIC**—A characteristic with its first code transition at  $V_{IN}=0.5$  LSB, its last code transition at  $V_{IN}=(V_{REF}-1.5$  LSB) and all code widths equal to one LSB.

**INPUT RESISTANCE**—The effective series resistance from the analog input pin to the sample capacitor.

Mb

ADVANCE INFORMATION

LSB-Least Significant Bit: The voltage corresponding to the full scale voltage divided by 2n, where n is the number of bits of resolution of the converter. For a 10-bit converter with a reference voltage of 5.12V, one LSB is 5.0 mV. Note that this is different than digital LSBs, since an uncertainty of two LSB, when referring to an A/D converter, equals 10 mV. (This has been confused with an uncertainty of two digital bits, which would mean four counts, or 20 mV.)

MONOTONIC-The property of successive approximation converters which guarantees that increasing input voltages produce adjacent codes of increasing value, and that decreasing input voltages produce adjacent codes of decreasing value.

NO MISSED CODES-For each and every output code, there exists a unique input voltage range which produces that code only.

NON-LINEARITY—The maximum deviation of code transitions of the terminal-based characteristic from the corresponding code transitions of the ideal char-

OFF-ISOLATION-Attenuation of a voltage applied on a deselected channel of the A/D converter. (Also referred to as Crosstalk.)

REPEATABILITY-The difference between corresponding code transitions from different actual characteristics taken from the same converter on the same channel at the same temperature, voltage and frequency conditions.

**RESOLUTION**—The number of input voltage levels that the converter can unambiguously distinguish between. Also defines the number of useful bits of information which the converter can return.

SAMPLE DELAY-The delay from receiving the start conversion signal to when the sample window

SAMPLE DELAY UNCERTAINTY—The variation in the sample delay. -

SAMPLE TIME-The time that the sample window is open.

SAMPLE TIME UNCERTAINTY—The variation in the sample time.

SAMPLE WINDOW-Begins when the sample capacitor is attached to a selected channel and ends when the sample capacitor is disconnected from the selected channel.

SUCCESSIVE APPROXIMATION—An A/D conversion method which uses a binary search to arrive at the best digital representation of an analog input.

TEMPERATURE COEFFICIENTS-Change in the stated variable per degree centigrade temperature change. Temperature coefficients are added to the typical values of a specification to see the effect of temperature drift.

TERMINAL BASED CHARACTERISTIC-An actual characteristic which has been rotated and translated to remove zero offset and full scale error.

VCC REJECTION-Attenuation of noise on the VCC line to the A/D converter.

ZERO OFFSET-The difference between the expected and actual input voltage corresponding to the first code transition.

ADVANCE INFORMATION

T · 99 - 19 · 16

49-19-59

# ILLA

#### **EPROM CHARACTERISTICS**

The M8797BH contains 8K bytes of ultraviolet Eraseable and Electrically Programmable Read Only Memory (EPROM) for internal storage. This memory can be programmed in a variety of ways—including at run-time under software control.

The EPROM is mapped into memory locations 2000H through 3FFFH if EA is a TTL high. However, applying + 12.75V to EA when the chip is reset will place the M8797BH in EPROM Programming Mode. The Programming Mode has been implemented to support EPROM programming and verification.

When an M8797BH is in Programming Mode, special hardware functions are available to the user. These functions include algorithms for slave, gang and auto EPROM programming.

#### **Programming the M8797BH**

Three flexible EPROM programming modes are available on the M8797BH—auto, slave and runtime. These modes can be used to program M8797BHs in a gang, stand alone or run-time environment.

The Auto Programming Mode enables an M8797BH to program itself, and up to 15 other M8797BHs, with the 8K bytes of code beginning at address 4000H on its external bus. The Slave Mode provides a standard interface that enables any number of M8797BHs to be programmed by a master device such as an EPROM programmer. The Run-Time Mode allows individual EPROM locations to be programmed at run-time under complete software control.

In the Programming Mode, some I/O pins have been renamed. These new pin functions are used to determine the programming function that is performed, provide programming ALEs, provide slave ID numbers and pass error information. Figure 19 shows how the pins are renamed. Figure 20 describes each new pin function.

While in Programming Mode, PMODE selects the programming function that is performed (see Figure 18). When not in the Programming Mode, Run-Time programming can be done at any time.

PMODE	Programming Mode
0-4	Reserved
5	Slave Programming
6-0BH	Reserved
0CH	Auto Programming Mode
ODH	Program Configuration Byte
0EH-0FH	Reserved

Figure 18. Programming Function PMODE Values

To guarantee proper execution, the pins of PMODE and SID must be in their desired state before the RESET pin is allowed to rise and reset the part. Once the part is reset, it is in the selected mode and should not be switched to another mode without a new reset sequence.

When  $\overline{EA}$  selects the Programming Mode, the chip reset sequence loads the CCR from the Programming Chip Configuration Byte (PCCB). This is a separate EPROM location that is not mapped under normal operation. PCCR is only important when programming in the Auto Programming Mode. In this mode, the M8797BH that is being programmed gets the data to be programmed from external memory over the system bus. Therefore, PCCR must correctly correspond to the memory system in the programming setup, which is not necessarily the memory organization of the application.

The following sections describe M8797BH programming in each programming mode.




Figure 19. Programming Mode Pin Functions

4826175 0081938 9 📰 ADVANCE INFORMATION

Name	Function -
PMODE	Programming Mode Select. Determines the EPROM programming algorithm that is performed. PMODE is sampled after a chip reset and should be static while the part is operating.
SID	Slave ID Number. Used to assign each slave a pin of Port 3 or 4 to use for passing programming verification acknowledgement. For example, if gang programming in the Slave Programming Mode, the slave with SID = 0001 will use Port 3.1 to signal correct or incorrect program verification.
PALE	Programming ALE input. Accepted by an M8797BH that is in the Slave Programming Mode. Used to indicate that Ports 3 and 4 contain a command/address.
PROG	Programming Pulse. Accepted by an M8797BH that is in the Slave Programming Mode. Used to indicate that Ports 3 and 4 contain the data to be programmed. A falling edge on PROG signifies data valid and starts the programming cycle. A rising edge on PROG will halt programming in the slaves.
PACT	Programming Active. Used in the Auto Programming Mode to indicate when programming activity is complete.
PVER	Program Verified. A signal output after a programming operation by parts in the Slave Programming Mode and after programming in the Auto Configuration Byte Programming Mode. This signal is on Port 2.0 and is asserted as a logic 1 if the bytes program correctly.
PVAL	Program Valid. These signals indicate the success or failure of programming in the Auto Programming Mode and when using this mode for gang programming. For the Auto Programming Mode this signal is asserted at Port 3.0. When using this mode for gang programming, all bits of Port 3 and Port 4 are asserted to indicate programming validity of the various slaves. A zero indicates successful programming.
PDÓ	Programming Duration Overflowed. A signal output by parts in the Slave Programming Mode. Used to signify that the PROG pulse applied for a programming operation was longer than allowed.
SALE	Slave ALE. Output signal from an M8797BH in the Auto Programming Mode. A falling edge on SALE indicates that Ports 3 and 4 contain valid address/command information for slave M8797BHs that may be attached to the master.
SPROG	Slave Programming Pulse. Output from an M8797BH in the Auto Programming Mode. A falling edge on SPROG indicates that Ports 3 and 4 contain valid data for programming into slave M8797BHs that may be attached to the master.
PORTS 3 and 4	Address/Command/Data Bus. Used to pass commands, addresses and data to and from slave mode M8797BHs. Used by chips in the Auto Programming Mode to pass command, addresses and data to slaves. Also used in the Auto Programming Mode as a regular system bus to access external memory. Should have pullups to $V_{CC}$ (15 $K\Omega$ ).

Figure 20. Programming Mode Pin Definitions

## IITE

#### **AUTO PROGRAMMING MODE**

The Auto Programming Mode provides the ability to program the internal M6797BH EPROM without having to use a special EPROM programmer. In this mode, the M8797BH simply programs itself with the data found at external locations 4000H through 5FFFH. All that is required is that some sort of external memory reside at these locations, that  $\overline{\rm EA}$  selects the Programming Mode and that Vpp is applied. Figure 21 shows a minimum configuration for using an 8K × 8 EPROM to program one M8797BH in the Auto Programming Mode.

The M8797BH first reads a word from external memory, then the Modified Quick-Pulse ProgrammingTM Algorithm (described later) is used to program the appropriate EPROM location. Since the erased state of a byte is 0FFH, the Auto Programming Mode will skip locations where the data to be programmed is

OFFH. When all 8K has been programmed, PACT (HSO.0) goes high and the part outputs a 0 on PVAL (Port 3.0) if it programmed correctly and a 1 if it falled.

#### Gang Programming with the Auto Programming Mode

An M8797BH in the Auto Programming Mode can also be used as a programmer for up to 15 other M8797BHs that are configured in the Slave Programming Mode. To accomplish this, the M8797BH acting as the master outputs the slave command/data pairs on Ports 3 and 4 necessary to program slave parts with the same data it is programming itself with. Slave ALE (SALE) and Slave PROG (SPROG) signals are provided by the master to the slaves to demultiplex the commands from the data. Figure 22 is a block diagram of a gang programming




Figure 21. The Auto Programming Mode

advance information

T.49-19-16-59




Figure 22. Gang Programming with the Auto Programming Mode

system using one M8797BH in the Auto Programming Mode. The Slave Programming Mode is described in the next section.

slaves.

The master M8797BH first reads a word from the external memory controlled by ALE, RD and WR. It then drives Ports 3 and 4 with a Data Program command using the appropriate address and alerts the slaves with a falling edge on SALE. Next, the data to be programmed is driven onto Ports 3 and 4 and slave programming begins with a falling edge on

SPROG. At the same time, the master begins to program its own EPROM location with the data read in. Intel's Modified Quick-Pulse Programming<sup>TM</sup> Algorithm is used, with Data Verify commands being given to the slaves after each programming pulse.

When programming is complete, PACT goes high and Ports 3 and 4 are driven with all 1s if all parts programmed correctly. Individual bits of Port 3 and 4 will be driven to 0 if the slave with that bit number as an SID did not program correctly. The M8797BH used as the master assigns itself an SID of 0.

### ADVANCE INFORMATION

T.49-19-16 T.49-19.59

#### SLAVE PROGRAMMING MODE

Any number of M8797BHs can be programmed by a master programmer through the Slave Programming Mode.

The programming device uses Ports 3 and 4 of the parts being programmed as a command/data path. The slaves accept signals on PALE (Program ALE) and PROG (Program Enable) to demultiplex the commands and data. The slaves also use PVER, PDO and Ports 3 and 4 to pass error information to the programmer. Support for gang programming of up to 16 M8797BHs is provided. If each part is given a unique SID (Slave ID Number) an M8797BH in the Auto Programming Mode can be used as a master to program itself and up to 15 other slave M8797BHs. There is, however, no M8797BH dependent limit to the number of parts that can be gang programmed in the slave mode.

It is important to note that the interface to an M8797BH in the slave mode is similar to a multiplexed bus. Attempting to issue consecutive PALE pulses without a corresponding PROG pulse will produce unexpected results. Similarly, issuing consecutive PROG pulses without the corresponding PALE pulses immediately preceding is equally unpredictable.

#### Slave Programming Commands

The commands sent to the slaves are 16-bits wide and contain two fields. Bits 14 and 15 specify the action that the slaves are to perform. Bits 0 through 13 specify the address upon which the action is to take place. Commands are sent via Ports 3 and 4 and are available to cause the slaves to program a word, verify a word, or dump a word (Table 4). The address part of the command sent to the slaves ranges from 2000H to 3FFFH and refers to the internal EPROM memory space. The following sections describe each Slave Programming Mode command.

Table 4. Slave Programming Mode Commands

P4.7	P4.6	Action
0	0	Word Dump
0	1	Data Verify
1 -	0	Data Program
1	1	Reserved

DATA PROGRAM COMMAND—After a Data Program Command has been sent to the slaves, PROG must be pulled low to cause the data on Ports 3 and 4 to be programmed into the location specified during the command. The falling edge of PROG is not only used to indicate data valid, but also triggers the hardware programming of the word specified. The slaves will begin programming 48 states after PROG falls, and will continue to program the location until PROG rises.

After the rising edge of PROG, the slaves automatically perform a verification of the address just programmed. The result of this verification is then output on PVER (Program Verify) and PDO (Program Duration Overflowed). Therefore, verification information is available following the Data Program Command for programming systems that cannot use the Data Verify command.

If PVER and PDO of all slaves are 1s after PROG rises then the data program was successful everywhere. If PVER is a 0 in any slave, then the data programmed did not verify correctly in that part. If PDO is a 0 in any slave, then the programming pulse in those parts was terminated by an internal safety feature rather than the rising edge of PROG. The safety feature prevents over-programming in the slave mode. Figure 23 shows the relationship of PALE, PROG, PVER and PDO to the Command/Data Path on Ports 3 and 4 for the Data Program Command.




Figure 23. Data Program Signals in Slave Programming Mode

DATA VERIFY COMMAND—When the Data Verify Command is sent, the slaves respond by driving one bit of Port 3 or 4 to indicate correct or incorrect verification of the previous Data Program. A 1 indicates correct verification, while a 0 indicates incorrect verification. The SID (Slave ID Number) of each slave determines which bit of the command/data path is driven. PROG from the programmer governs when the slaves drive the bus. Figure 24 shows the relationship of Ports 3 and 4 to PALE and PROG.

This command is always preceded by a Data Program Command in a programming system with as many as 16 slaves. However, a Data Verify Command does not have to follow every Data Program Command.

WORD DUMP COMMAND — When the Word Dump Command is issued, the M8797BH being programmed adds 2000H to the address field of the command and places the value found at the new address on Ports 3 and 4. For example, sending the command #0100H to a slave will result in the slave placing the word found at location 2100H on Ports 3 and 4. PROG from the programmer governs when the slave drives the bus. The signals are the same as shown in Figure 24.

Note that this command will work only when just one slave is attached to the bus, and that there is no restriction on commands that precede or follow a Word Dump Command.

Gang Programming with the Slave Programming Mode

Gang programming of M8797BHs can be done using the Slave Programming Mode. There is no M8797BH based limit on the number of chips that may be hooked to the same Port 3/Port 4 data path for gang programming.

If more than 16 chips are being gang programmed, the PVER and PDO outputs of each chip could be used for verification. The master programmer could issue a data program command then either watch every chip's error signals, or AND all the signals together to get a system PVER and PDO.

if 16 or fewer M8797BHs are to be gang programmed at once, a more flexible form of verification is available. By giving each chip being programmed a unique SiD, the master programmer could then issue a data verify command after the data program command. When a verify command is seen by the slaves, each will drive one pin of Port 3 or 4 with a 1 if the programming verified correctly or a 0 if programming failed. The SiD is used by each slave to determine which Port 3, 4 bit it is assigned. An M8797BH in the auto programming mode could be the master programmer if 15 or fewer slaves need to be programmed (See Gang Programming with the Auto Programming Mode).




Figure 24. Data Verify Command Signals

T.49.19.16 T.49.19.59

# AUTO CONFIGURATION BYTE PROGRAMMING MODE

The CCB (location 2018H) can be treated just like any other EPROM location, and programmed using any programming mode. But to provide for simple programming of the CCB when no other locations need to be programmed, the Auto Configuration Byte Programming Mode is provided. Programming in this mode also programs PCCB. Figure 25 shows a block diagram for using the Auto Configuration Byte Programming Mode.

With PMODE = 0DH and OFF on Port 4, CCB and PCCB will be programmed the value on Port 3 when a logic 0 is placed on PALE. After programming is complete, PVER will be driven to a 1 if the bytes programmed correctly, and a 0 if the programming failed.

This method of programming is the only way to program PCCB. PCCB is a non-memory mapped EPROM location that gets loaded into CCR during the reset sequence when the voltage on EA puts the M8797BH in Programming Mode. If PCCB is not programmed using the Auto Configuration Byte Programming Mode, every time the M8797BH is put into Programming Mode the CCR will be loaded with OFFH (the value of the erased PCCB location).

However, if programming of the CCB and PCCB is done using this programming mode, the PCCB will take on the value programmed into CCB. This means that until the part is erased, programming activities that use the system will employ the bus width and controls selected by the user's CCB.




Figure 25. The Auto CCR Programming Mode

ADVANCE INFORMATION

T.49.19.169

#### **RUN-TIME PROGRAMMING**

Run-Time Programming of the M8797BH is provided to allow the user complete flexibility in the ways in which the internal EPROM is programmed. That flexibility includes the ability to program just one byte or one word instead of the whole EPROM, and extends to the hardware necessary to program. The only additional requirement of a system is that a programming voltage is applied to Vpp. Run-Time Programming is done with EA at TTL-high (normal operation - internal/external access).

To Run-Time program, the user writes a byte or word to the location to be programmed. Once this is done, the M8797BH will continue to program that location until another data read from or data write to the EPROM occurs. The user can therefore control the duration of the programming pulse to within a few microseconds. An inteligent algorithm should be implemented in software. It is recommended that the Modified Quick-Pulse Programming<sup>TM</sup> Algorithm be implemented.

After the programming of a location has started, care must be taken to insure that no program fetches (or pre-fetches) occur from internal memory.

This is of no concern if the program is executing from external memory. However, if the program is executing from internal memory when the write occurs, it will be necessary to use the built in "Jump to Self" located at 201AH.

"Jump to Self" is a two byte instruction in the Intel test ROM which can be CALLed after the user has started programming a location by writing to it. A software timer interrupt could then be used to escape from the "Jump to Self" when the proper programming pulse duration has elapsed. Figure 26 is an example of how to program an EPROM location while execution is entirely internal.

Upon entering the PROGRAM routine, the address and data are retrieved from the STACK and a Software Timer is set to expire one programming pulse later. The data is then written to the EPROM location and a CALL to location 201AH is made. Location 201AH is in Intel reserved test ROM, and contains the two byte opcode for a "Jump to Self." The minimum interrupt service routine would remove the 201AH return address from the STACK and return.

```
PROGRAM:
     POP
           temp
     POP
           address_temp
                                              ;take parameters from the STACK
     POP
           data--temp
     PUSH
           temp
     PUSHE
                                              ;save current status
     LDB
           int_mask ,#enable_swt_only
                                              ;enable only swt interrupts
     LDB
           HSO_COMMAND ,#SWTO_ovf
                                              ;load swt command to interrupt
           HSO_TIME, TIMER1, #program_pulse
     ADD
                                              ;when program pulse time
                                              ;has elasped
     EI
            data_temp, [address_temp]
     ST
     CALL
           201AH
     POPF
     RET
SWT_ISR:
swt0_expired:
     POP
     RET
      . . .
```

Figure 26. Programming the EPROM from Internal Memory Execution

#### **ROM/EPROM PROGRAM LOCK**

Protection mechanisms have been provided on the ROM and EPROM versions of the M8097BH to inhibit unauthorized accesses of internal program memory. However, there must always be a way to allow authorized program memory dumps for testing purposes. The following describes M8397BH, M8797BH program lock features and the mode provided for authorized memory dumps.

#### **PROGRAM LOCK FEATURES**

Write protection is provided for EPROM parts, while READ protection is provided for both ROM and EPROM parts.

Write protection is enabled by causing the LOC0 bit in the CCR to take the value 0. When WRITE protection is selected, the bus controller will cycle through the write sequence, but will not actually drive data to the EPROM and will not enable Vpp to the EPROM. This protects the entire EPROM 2000H-3FFFH from inadvertant or unauthorized programming.

READ protection is selected by causing the LOC1 bit in the CCR to take the value 0. When READ protection is enabled, the bus controller will only perform a data read from the address range 2020H-3FFFH if the slave program counter is in the range 2000H-3FFFH. Note that since the slave PC can be many bytes ahead of the CPU program counter, an instruction that is located after address 3FFAH may not be allowed to access protected memory, even through the instruction is itself protected.

If the bus controller receives a request to perform a READ of protected memory, the READ sequence occurs with indeterminant data being returned to the CPU.

Other enhancements were also made to the M8097BH for program protection. For example, the value of EA is latched on reset so that the device cannot be switched from external to internal execution mode at run-time. In addition, if READ protection is selected, an NMI event will cause the device to switch to external only execution mode. Internal execution can only resume by resetting the chip.

# AUTHORIZED ACCESS OF PROTECTED MEMORY

To provide a method of dumping the internal ROM/ EPROM for testing purposes a "Security Key" mechanism and ROM dump mode have been implemented. The security key is a 128 bit number, located in internal memory, that must be matched before a ROM dump will occur. The application code contains the security key starting at location 2020H.

The ROM dump mode is entered just like any programming mode ( $\overline{EA}=12.75V$ ), except that a special PMODE strapping is used. The PMODE for ROM dump is 6H (0110b).

The ROM dump sequence begins with a security key verification. Users must place at external locations 4020H-402FH the same 16 byte key that resides inside the chip at locations 2020H-202FH. Before doing a ROM dump, the chip checks that the keys match.

After a successful key verification, the chip dumps data to external locations 1000H-11FFH and 4000H-5FFFH. Unspecified data appears at the low addresses. Internal EPROM/ROM is dumped to 4000H-5FFFH beginning with internal address 2000H. When the ROM/EPROM dump is complete the CPU will enter a JUMP-ON-SELF condition.

If a security key verification is not successful, the chip will put itself into an endless loop of internal execution.

#### NOTE:

Substantial effort has been expended to provide an excellent program protection scheme. However, Intel cannot, and does not guarantee that the protection methods that we have devised will prevent unauthorized access.

# MODIFIED QUICK-PULSE PROGRAMMINGTM ALGORITHM

The Modified Quick-Pulse Programming TM Algorithm calls for each EPROM location to receive 25 separate 100  $\mu s$  ( $\pm 5~\mu s$ ) programming cycles. Verification of correct programming is done after the 25 pulses. If the location verifies correctly, the next location is programmed. If the location fails to verify, the location has falled.

Once all locations are programmed and verified, the entire EPROM is again verified.

Programming of M8797BH parts is done with  $V_{PP}=12.75V~\pm0.25V$  and  $V_{CC}=5.0V~\pm0.5V$ .

ADVANCE INFORMATION

T·49·19·16 T·49·19·59

#### SIGNATURE WORD

The M8797BH contains a signature word at location 2070H. The word can be accessed in the slave mode by executing a word dump command.

Table 5. M8X97BH Signature Word

Device Signature Work		
M8797BH	896FH	
M8397BH	896EH	
M8097BH	Undefined	

#### **Erasing the M8797BH EPROM**

Initially, and after each erasure, all bits of the M8797BH are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be present in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The erasure characteristics of the M8797BH are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000–4000 Å range. Constant exposure to room level fluorescent lighting could erase the typical M8797BH in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M8797BH is to be exposed to light for extended periods of time, opaque labels must be placed over the EPROM's window to prevent unintentional erasure.

The recommended erasure procedure for the M8797BH is exposure to shortwave ultraviolet light which has a wavelength of 2537 Å. The integrated dose (i.e., UV intensity  $\times$  exposure time) for erasure should be a minimum of 15 Wsec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000  $\mu$ W/cm² power rating. The M8797BH should be placed within 1 inch of the lamp tubes during erasure. The maximum integrated dose an M8797BH can be exposed to without damage is 7258 Wsec/cm² (1 week @ 12000  $\mu$ W/cm²). Exposure of the M8797BH to high intensity UV light for long periods may cause permanent damage.

# POWER SUPPLY SEQUENCE WHILE PROGRAMMING

For any M8797BH that is in any programming mode, high voltages must be applied to the device. To avoid damaging the parts, the following rules must not be violated.

RULE #1—Vpp must not have a low impedance path to ground when Vcc is above 4.5V.

RULE #2—V<sub>CC</sub> must be above 4.5V before V<sub>PP</sub> can be higher than 5.0V.

RULE #3— Vpp must be within 1V of V<sub>CC</sub> while V<sub>CC</sub> is below 4.5V.

RULE #4—All voltages must be within tolerance and the oscillator stable before RESET rises.

RULE #5—EA must be brought high to place the part in programming mode before Vpp is brought high.

To adhere to these rules, the following power up and power down sequences can be followed.

#### **POWER UP**

RESET = 0;
CLOCK ON; if using an external clock; instead of an oscillator
VCC = Vpp = VEA = 5V;
PALE = PROG = PORT 34 = VIH;\*
SID AND PMODE VALID;
EA = 12.75V;
Vpp = 12.75V;
WAIT swit for supplies and clock to; settle
RESET = 5V;
WAIT Tshil; See Data Sheet
BEGIN;

#### **POWER DOWN**

RESET = 0;  $V_{PP} = 5V$ ;  $\overline{EA} = 5V$ ;  $PALE = \overline{PROG} = SID = PMODE = PORT34 = 0V$ ;  $V_{CC} = V_{PP} = V_{EA} = 0V$ ; CLOCK OFF;

\*V<sub>IH</sub> = Logical "1", 2.4V Minimum

One final note on power up, power down. The maximum limit on V<sub>PP</sub> must never be violated, even for an instant. Therefore, an RC rise to the desired V<sub>PP</sub> is recommended. V<sub>PP</sub> is also sensitive to instantaneous voltage steps. This also can be avoided by using an RC ramp on V<sub>PP</sub>.

#### **EPROM SPECIFICATIONS**

# A.C. EPROM PROGRAMMING CHARACTERISTICS

Operating Conditions: Load Capacitance = 150 pF,  $T_A$  = 25°C  $\pm 5$ °C,  $V_{CC}$ ,  $V_{PD}$ ,  $V_{REF}$  = 5.0V  $\pm$  0.5V,  $V_{SS}$ , AGND = 0V,  $V_{PP}$  = 12.75V  $\pm$  0.25V,  $\overline{EA}$  = 11V  $\pm$  2.0V,  $f_{OSC}$  = 6.0 MHz

Symbol	Parameter	Min	Max	Units
TAVLL	ADDRESS/COMMAND Valid to PALE Low	0		Tosc
TLLAX	ADDRESS/COMMAND Hold After PALE Low	80		Tosc
T <sub>DVPL</sub>	Output Data Setup Before PROG Low	0		Tosc
TPLDX	Data Hold After PROG Falling	80		Tosc
TLLLH	PALE Pulse Width	· 180		Tosc
T <sub>PLPH</sub>	PROG Pulse Width	250 T <sub>osc</sub>	100 μs + 144 Τ <sub>οsc</sub>	- 555
TLHPL	PALE High to PROG Low	250		Tosc
TPHLL	PROG High to Next PALE Low	600	· · · · · ·	Tosc
T <sub>PHDX</sub>	Data Hold After PROG High	30		Tosc
T <sub>PHVV</sub>	PROG High to PVER/PDO Valid	500	<del></del>	Tosc
TLLVH	PALE Low to PVER/PDO High	100		Tosc
T <sub>PLDV</sub>	PROG Low to VERIFICATION/DUMP Data Valid	100		Tosc
TSHLL	RESET High to First PALE Low (not shown)	2000		Tosc

#### NOTE:

Run-time programming is done with  $F_{OSO}=6.0$  MHz to 12.0 MHz, V<sub>CC</sub>, V<sub>PD</sub>, V<sub>REF</sub> = 5V  $\pm$  0.5V,  $T_A=25^{\circ}$ C to  $\pm5^{\circ}$ C and V<sub>PP</sub> = 12.75V  $\pm$  0.25V. For run-time programming over a full operating range, contact the factory. All windowed devices should be covered after programming.


#### D.C. EPROM PROGRAMMING CHARACTERISTICS

Symbol	Parameter	Min	Max	Units
lpp.	Vpp Supply Current (Whenever Programming)		100	mA
V <sub>PP</sub>	Programming Supply Voltage	12.75 ±0.25		V
VEA	EA Programming Voltage	11 ±2.0		l ·

NOTE: Vpp must be within 1V of  $V_{CC}$  while  $V_{CC} < 4.5V$ . Vpp must not have a low impedance path to ground or  $V_{SS}$  while  $V_{CC} > 4.5V$ .

intal

#### **WAVEFORM—EPROM PROGRAMMING**



Reserved location warning: intel Reserved addresses can not be used by applications which use M8X97BH internal ROM/EPROM. The data read from a reserved location is not guaranteed, and a write to any reserved location could cause unpredictable results. When attempting to program intel Reserved addresses, the data must be 0FFFFH to

ensure a harmless result. A memory map indicating reserved locations on the M8X97BH is shown in Figure 27,

Intel Reserved locations, when mapped to external memory, must be filled with 0FFFFH to ensure compatibility with future parts.

		the state of the s
·	EXTERNAL MEMORY OR I/O	FFFFH 4000H
	INTERNAL PROGRAM STORAGE ROM/EPROM OR EXTERNAL MEMORY	2080H
	RESERVED	2080H 2072H-207FH
	SIGNATURE WORD	2070H-2071H
	RESERVED	2030H-206FH
	SECURITY KEY	2020H-202FH
	RESERVED	201CH-201FH
	SELF JUMP CODE (27H FEH)	201AH-201BH
	RESERVED	2019H
	CHIP CONFIGURATION BYTE	2018H
	RESERVED	2012H-2017H
	INTERRUPT VECTORS	2000Н

Figure 27. Reserved Locations