



128K × 8 CMOS STATIC RAM


GENERAL DESCRIPTION

The W24010 is a normal-speed, very low-power CMOS static RAM organized as 131072 × 8 bits that operates on a single 5-volt power supply. This device is manufactured using Winbond's high performance CMOS technology.


FEATURES

- Low power consumption:
 - Active: 350 mW (max.)
 - Standby: 250 μW (max.)
- Access time: 55/70 nS (max.)
- Single 5V power supply
- Fully static operation
- All inputs and outputs directly TTL compatible
- Three-state outputs
- Battery back-up operation capability
- Data retention voltage: 2V (min.)
- Packaged in 32-pin 600 mil DIP, 450 mil SOP, standard type one TSOP (8 mm × 20 mm) and small type one TSOP (8 mm × 13.4 mm)

PIN CONFIGURATIONS



BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0–A16	Address Inputs
I/O1–I/O8	Data Inputs/Outputs
CS1, CS2	Chip Select Input
\overline{WE}	Write Enable Input
\overline{OE}	Output Enable Input
VDD	Power Supply
VSS	Ground
NC	No Connection



TRUTH TABLE

$\overline{CS1}$	$CS2$	\overline{OE}	\overline{WE}	MODE	I/O1- I/O8	V _{DD} CURRENT
H	X	X	X	Not Selected	High Z	ISB, ISB1
X	L	X	X	Not Selected	High Z	ISB, ISB1
L	H	H	H	Output Disable	High Z	I _{DD}
L	H	L	H	Read	Data Out	I _{DD}
L	H	X	L	Write	Data In	I _{DD}

DC CHARACTERISTICS

Absolute Maximum Ratings

PARAMETER	RATING	UNIT
Supply Voltage to V _{SS} Potential	-0.5 to +7.0	V
Input/Output to V _{SS} Potential	-0.5 to V _{DD} +0.5	V
Allowable Power Dissipation	1.0	W
Storage Temperature	-65 to +150	°C
Operating Temperature	0 to 70	°C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

Operating Characteristics

(V_{DD} = 5V ±10%; V_{SS} = 0V; T_A = 0° C to 70° C)

PARAMETER	SYM.	TEST CONDITIONS	MIN.	TYP.*	MAX.	UNIT	
Input Low Voltage	V _{IL}	-	-0.5	-	+0.8	V	
Input High Voltage	V _{IH}	-	+2.2	-	V _{DD} +0.5	V	
Input Leakage Current	I _{LI}	V _{IN} = V _{SS} to V _{DD}	-1	-	+1	μA	
Output Leakage Current	I _{LO}	V _{I/O} = V _{SS} to V _{DD} , \overline{CS} = V _{IH} (min.) or \overline{OE} = V _{IH} (min.) or \overline{WE} = V _{IL} (max.)	-1	-	+1	μA	
Output Low Voltage	V _{OL}	I _{OL} = +2.1 mA	-	-	0.4	V	
Output High Voltage	V _{OH}	I _{OH} = -1.0 mA	2.4	-	-	V	
Operating Power	I _{DD}	\overline{CS} = V _{IL} (max.), I/O = 0 mA Cycle = min., Duty = 100%	55	-	-	80	mA
Supply Current			70	-	-	70	
Standby Power Supply Current	ISB	\overline{CS} = V _{IH} (min.), Cycle = min. Duty = 100%		-	3	mA	
	ISB1	$\overline{CS} \geq V_{DD} - 0.2V$	-	1.0	50		μA

Note: Typical parameter is measured under ambient temperature T_A = 25° C and V_{DD} = 5V.



CAPACITANCE

(V_{DD} = 5 V, T_A = 25° C, f = 1 MHz)

PARAMETER	SYM.	CONDITIONS	MAX.	UNIT
Input Capacitance	C _{IN}	V _{IN} = 0V	6	pF
Input/Output Capacitance	C _{I/O}	V _{OUT} = 0V	8	pF


Note: These parameters are sampled but not 100% tested.

AC CHARACTERISTICS

AC Test Conditions

PARAMETER	CONDITIONS
Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	5 nS
Input and Output Timing Reference Level	1.5V
Output Load	See the drawing below

AC Test Loads and Waveform





AC Characteristics, continued

(V_{DD} = 5V ±10%; V_{SS} = 0V; T_A = 0° C to 70° C)

Read Cycle

PARAMETER	SYM.	W24010-55LL		W24010-70LL		UNIT
		MIN.	MAX.	MIN.	MAX.	
Read Cycle Time	TRC	55	-	70	-	nS
Address Access Time	TAA	-	55	-	70	nS
Chip Select Access Time	TACS	-	55	-	70	nS
Output Enable to Output Valid	TAOE	-	30	-	35	nS
Chip Selection to Output in Low Z	TCLZ*	10	-	10	-	nS
Output Enable to Output in Low Z	TOLZ*	5	-	5	-	nS
Chip Deselection to Output in High Z	TCHZ*	-	25	-	30	nS
Output Disable to Output in High Z	TOHZ*	-	25	-	30	nS
Output Hold from Address Change	TOH	10	-	10	-	nS

*These parameters are sampled but not 100% tested

Write Cycle

PARAMETER	SYM.	W24010-55LL		W24010LL-70		UNIT
		MIN.	MAX.	MIN.	MAX.	
Write Cycle Time	TWC	55	-	70	-	nS
Chip Selection to End of Write	TCW	40	-	50	-	nS
Address Valid to End of Write	TAW	40	-	50	-	nS
Address Setup Time	TAS	0	-	0	-	nS
Write Pulse Width	TWP	40	-	50	-	nS
Write Recovery Time	$\overline{CS1}, CS2, \overline{WE}$	0	-	0	-	nS
Data Valid to End of Write	TDW	30	-	30	-	nS
Data Hold from End of Write	TDH	0	-	0	-	nS
Write to Output in High Z	TWHZ*	-	20	-	25	nS
Output Disable to Output in High Z	TOHZ*	-	20	-	25	nS
Output Active from End of Write	TOW	5	-	5	-	nS


*These parameters are sampled but not 100% tested



TIMING WAVEFORMS


Read Cycle 1

(Address Controlled)




Read Cycle 2

(Chip Select Controlled)



Read Cycle 3


(Output Enable Controlled)






Timing Waveforms, continued

Write Cycle 1



Write Cycle 2

($\overline{OE} = V_{IL}$ Fixed)



Notes:

1. During this period, I/O pins are in the output state, so input signals of opposite phase to the outputs should not be applied.
2. The data output from DOUT are the same as the data written to DIN during the write cycle.
3. DOUT provides the read data for the next address.
4. Transition is measured ± 500 mV from steady state with $C_L = 5$ pF. This parameter is guaranteed but not 100% tested.




DATA RETENTION CHARACTERISTICS

(TA = 0° C to 70° C)

PARAMETER	SYM.	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
VDD for Data Retention	VDR	$\overline{CS} \geq V_{DD} - 0.2V$	2.0	-	-	V
Data Retention Current	I _{DDDR}	$\overline{CS} \geq V_{DD} - 0.2V, V_{DD} = 3V$	-	-	20	μA
Chip Deselect to Data Retention Time	T _{CDR}	See data retention waveform	0	-	-	nS
Operation Recovery Time	T _R		TRC*	-	-	nS

* Read Cycle Time

DATA RETENTION WAVEFORM





ORDERING INFORMATION


PART NO.	ACCESS TIME (nS)	OPERATING CURRENT MAX. (mA)	STANDBY CURRENT MAX. (mA)	PACKAGE
W24010-55LL	55	80	50	600 mil DIP
W24010-70LL	70	70	50	600 mil DIP
W24010S-55LL	55	80	50	450 mil SOP
W24010S-70LL	70	70	50	450 mil SOP
W24010T-55LL	55	80	50	Standard type one TSOP
W24010T-70LL	70	70	50	Standard type one TSOP
W24010Q-55LL	55	80	50	Small type one TSOP
W24010Q-70LL	70	70	50	Small type one TSOP

Notes:


1. Winbond reserves the right to make changes to its products without prior notice.
2. Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.

PACKAGE DIMENSIONS

32-pin P-DIP




32-pin SOP Wide Body






Package Dimensions, continued

32-pin Standard Type One TSOP



32-pin Small Type One TSOP





VERSION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A4	Apr. 1998	2	Add standby power supply current (I _{SB1}) typical parameter when operation temperature T _A = 25° C
A5	Dec. 1998	1, 2, 8, 10, 11	Deduct reverse type one TSOP package Add access time: 55 nS (max.)
A6	Mar. 1999	4	Change 55 nS: TAOE from 27 to 30 nS TDW from 25 to 30 nS



Headquarters

No. 4, Creation Rd. III,
Science-Based Industrial Park,
Hsinchu, Taiwan
TEL: 886-3-8776066
FAX: 886-3-8796096
<http://www.winbond.com.tw/>
Voice & Fax-on-demand: 886-2-27197008

Taipei Office

11F, No. 115, Sec. 3, Min-Sheng East Rd.,
Taipei, Taiwan
TEL: 886-2-27190805
FAX: 886-2-27137602

Winbond Electronics (H.K.) Ltd.

Rm. 803, World Trade Square, Tower B,
123 Hoi Bun Rd., Kwun Tong,
Kowloon, Hong Kong
TEL: 852-27613100
FAX: 852-27662064

Winbond Electronics North America Corp.

Winbond Memory Lab.
Winbond Microelectronics Corp.
Winbond Systems Lab.
2727 N. First Street, San Jose,
CA 95134, U.S.A.
TEL: 408-9438868
FAX: 408-8441788

Note: All data and specifications are subject to change without notice.

Publication Release Date: March 1999

Revision A6