Am25LS14A

8-Bit Serial/Parallel Two's Complement Multiplier

DISTINCTIVE CHARACTERISTICS

- Two's complement multiplication without correction
- Magnitude only multiplication
- Cascadable for any number of bits
- · 8-bit parallel multiplicand data input

- 50MHz minimum clock frequency
- Second sourced by T.I. as the SN54LS/74LS384
 IMOXTM process with ECL internal

GENERAL DESCRIPTION


The Am25LS14A is an 8-bit by 1-bit sequential logic element that performs digital multiplication of two numbers represented in two's complement form to produce a two's complement product without correction. The device accepts an 8-bit multiplicand (X input) and stores this data in eight internal latches. The X latches are controlled via the clear input. When the clear input is LOW, all internal flipflops are cleared and the X latches are opened to accept new multiplicand data. When the clear input is HIGH, the latches are closed and are insensitive to X input changes.

The multiplier word data is passed by the Y input in a serial bit stream - least significant bit first. The product is clocked out the S output least significant bit first.

The multiplication of an m-bit multiplicand by an n-bit multiplier results in an m + n bit product. The Am25LS14A must be clocked for m+n clock cycles to produce this two's complement product. Likewise, the n-bit multiplier (Yinput) sign bit data must be extended for the remaining mbits to complete the multiplication cycle.


The device also contains a K input so that devices can be cascaded for longer length X words. The sum (S) output of one device is connected to the K input of the succeeding device when cascading. Likewise, a mode input (M) is used to indicate which device contains the most significant bit. The mode input is wired HIGH or LOW depending on the position of the 8-bit slice in the total X word length.






Note: Pin 1 is marked for orientation

LOGIC SYMBOL




METALLIZATION AND PAD LAYOUT



ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Valid Combinations						
Am25LS14A	PC DC, DM FM XC, XM					

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

O

PIN DESCRIPTION

Pin No.	Name	1/0	Description
	X ₀ , X ₁ , X ₂ , X ₃ , X ₄ , X ₅ , X ₆ , X ₇	'	The eight data inputs for the multiplicand (X) data.
15	Y	- 1	The serial input for the multiplier (Y) data—least significant bit first.
6	s	0	The serial output for the product of X ● Y—least significant bit first.
7	CP	ı	Clock. The buffered common clock input for the serial/parallel multiplier All functions occur on the LOW-to-HIGH transition of the clock.
1	CLA	1	Clear. The buffered common clear for all flip-flops within the device. When the clear is LOW all flip-flops are cleared. Also the buffered X-input latch enable. When the clear input is LOW, the X latches will accept new X-input data.
10	K	1	The sum expansion input to the senal/parallel multiplier. Allows for cascading devices.
9	М	1	The mode control input for the most significant bit of the multiplier. It is used in conjunction with cascading to determine the most significant bit.

FUNCTION TABLE

INPUTS		INTERNAL	OUTPUT					
CLR	СР	K	M	Xi	Y	Y-1	s	FUNCTION
-	-	L	L	-	-	-	-	Most Significant Multiplier Device
_	-	cs	Н	-	-	_	-	Devices Cascaded in Multiplier String
L	-	-	_	OР	-	L	L	Load New Multiplicand and Clear Internal Sum and Carry Registers
н	1	1	-	-	-	-	-	Device Enabled
Н	Ť	-	-	-	L.	L	AR	Shift Sum Register
H	t	-	-	-	L	Н	AR	Add Multiplicand to Sum Register and Shift
Н	1	-	-	-	Н	L	AR	Subtract Multiplicand from Sum Register and Shift
Н	t	+	-	_	н	H	AR	Shift Sum Register

H = HIGH

L = LOW

t = LOW-to-HIGH transition

CS = Connected to S output of higher order device

 $OP = X_i$ latches open for new data (i = 0, 7)

AR = Output as required

DEFINITION OF STANDARD TERMS

H HIGH, applying to a HIGH voltage level.

L LOW, applying to a LOW voltage level.

I Input.

O Output.

Negative Current Current flowing out of the device.
Positive Current Current flowing into the device.

IIL LOW-level input current with a specified LOW-level voltage applied.

I_{IH} HIGH-level input current with a specified HIGH-level voltage applied.

IOL LOW-level output current.

IOH HIGH-level output current.

Isc Output short-circuit source current.

ICC The supply current drawn by the device from the

V_{CC} power supply.

VIL Logic LOW input voltage.


VIH Logic HIGH input voltage.

VOL LOW-level output voltage with IOL applied.


VOH HIGH-level output voltage with IOH applied.

APPLICATIONS

See also Digital Signal Processing Applications Section for more information.



Basic 24-Bit Serial/Parallel Connection



AF001130

8-Bit by 8-Bit Multiplier, Bus Organized, with 8-Bit Truncated Product

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C (Ambient) Temperature Under Bias55°C to +125°C
Supply Voltage to Ground Potential
Continuous0.5V to +7.0V
DC Voltage Applied to Outputs For
High Output State0.5V to +V _{CC} max
DC Input Voltage0.5V to +5.5V
DC Output Current, Into Outputs
DC Input Current30mA to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	+ 4.75V to + 5.25V
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+4.5V to +5.5V
Operating ranges define those limits ality of the device is guaranteed.	s over which the function-

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Conditions (Note 2)		Min	Typ (Note 1)	Max	Units
		V _{CC} = MIN., I _{OH} = -1.0mA	MIL	2.5	3.4		
VOH	Output HIGH Voltage	VIN - VIH OF VIL	COM'L	2.7	3.4		Volts
		Voc = MIN.	I _{OL} = 8.0mA			0.4	
VOL	Output LOW Voltage	VIN = VIH OF VIL	I _{OL} = 12mA			0.45	Volta
VIH	Input HIGH Level	Guaranteed input logical HI voltage for all inputs	GH	2.0			Volts
V _{IL}	Input LOW Level	Guaranteed input logical LC voltage for all inputs	OW .			0.8	Volts
VI	Input Clamp Voltage	V _{CC} = MIN., I _{IN} = -18mA				-1.2	Volts
	Input LOW Current		X, M			-0.48	
			K, CLR			-1.2	1
l _{IL}		VCC = MAX., VIN = 0.4V	CP			-1.6	mA
			Y			-3.2	1
			X, M			20	
	Input HIGH Current		K, CLR			30	1
liH		V _{CC} = MAX., V _{IN} = 2.7V	CP			40	μA
			Y			80	
łj	Input HIGH Current	V _{CC} = MAX., V _{IN} = 5.5V	•	<u> </u>	1	1.0	mA
Isc	Output Short Circuit Current (Note 3)	V _{CC} = MAX.		-15		-85	mA
loc	Power Supply Current	V _{CC} = MAX.			45	65	mA

Notes: 1. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.
2. For conditions shown as MIN. or MAX., use the appropriate value specified under Operating Ranges for the applicable device type.
3. Duration of the short circuit test should not exceed one second.

SWITCHING CHARACTERISTICS (TA = +25°C, VCC = 5.0V)

Parameters	Description	Test Conditions	Min	Тур	Max	Units	
tPLH .	Olivitati Olivitati			8	14	ns	
†PHL	Clock to Output	1		10	18	115	
tPHL.	Clear to Output			9	17	ns	
te	M. A. Olanti		15				
th	Y to Clock		0			ns	
la .	M. A. Black		15				
l _h	K to Clock	CL = 15pF	0			ns	
l _a	- X _i to Clear	R _L = 2.0kΩ	13			ns	
th	A to Creat		0			,,,,	
	Clock (HIGH)	7	10			ns	
¹ pw	Clock (LOW)		10			118	
t _{pw}	Clear Pulse Width		10			ns	
t _e	Clear Recovery Time (inactive State)		5			ns	
f _{max} (Note 1)	Maximum Clock Frequency		50	60		MHz	


Note 1: Per industry convention, f_{max} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.


SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

	Description	Test Conditions	Am25LS COMMERCIAL		Am25LS MILITARY			
Parameters			Min	Max	Min	Max	Units	
\$PLH				18		20		
\$PHL	Clock to Output	-		22		25	na	
\$PHL	Clear to Output	1		22		26	ns	
l _e		C _L = 80pF R _L = 2.0kΩ	22		25		ns	
t _h	Y to Clock		0		0			
t _e			20		22		ns	
th	K to Clock		0		0			
t _s			20		22			
th	X _i to Glear		0		0		ns	
<u> </u>	Clock (HIGH)		10		10			
t _{pw}	Clock (LOW)		10		10		ns.	
tpw	Clear Pulse Width		10		10		ns	
le	Clear Recovery Time (inactive State)		5		5		ns	
Imer (Note 1)	Maximum Clock Frequency		50		50		MHz	

^{*}AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.


LOW CURRENT SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS





Note: Refer to Electrical Characteristics for measure currents.

INPUT/OUTPUT INTERFACE CONDITIONS



Note: Actual current flow direction shown.